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FOREWORD 
This handbook was prepared as an aid in determining the most effective 
application, testing, handling, and quality and reliability assurance controls 
for integrated circuits. It was compiled in two books of two volumes each 
and deals primarily with the subjects of application, failure mechanisms, 
failure analysis, and reliability assessment. Some similarity may be noted 
between NASA CR 1110, 11 Microelectronic Device Data Handbook, 11 and the 
data presented herein; however, NASA CR 1110 deals with microcircuits in 
general, while this document was prepared as a reliability handbook and 
deals with monolithic microcircuits only. 
The effort resulting in the publication of this handbook was produced 
under the technical direction of the Parts and Microelectronics Technology 
Branch, Future Programs and Technology Office, Quality and Reliability 
Assurance Laboratory, George C. Marshall Space Flight Center, Alabama. 
D. Grau 
Director, Quality and Reliability 
Assurance Laboratory 
I 
PREFACE 
This publication, "Failure Analysis of Monolithic Microcircuits," is Volume 3 of 
a four-volume series entitled, "Reliability Handbook for Silicon Monolithic Micro-
circuits. II The Handbook was prepared for the National Aeronautics and Space 
Administration by Texas Instruments Incorporated, under Contract NAS 8-20639. 
The Handbook series consists of the following volumes: 
Volume 1 Application of Monolithic Microcircuits 
Volume 2 · Failure Mechanisms of Monolithic Microcircuits 
Volume 3 Failure Analysis of Monolithic Microcircuits 
Volume 4 Reliability Assessment of Monolithic Microcircuits 
The purpose of the Handbook is to provide aid in determining the most effective 
application and understanding of monolithic microcircuits, and the most effective quality 
and reliability assurance controls for the circuits. 
Volume 3, "Failure Analysis of Monolithic Microcircuits," describes: 
• Effective failure analysis methods. 
• A step-by-step procedure for performing failure analysis. 
• How to identify failure mechanisms and their causes. 
• How to assess the results of a failure analysis and to establish a 
relationship between the findings and the affected parameters or 
characteristics. 
Acknowledgement is made of Buehler, Ltd. and Adolph I. Buehler, Inc. 's per-
mission to include certain of their data on materials and techniques used in rough 
polishing a metallurgical micro section of a semiconductor element. 
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VOLUME 3 
FAILURE ANALYSIS OF MONOLITHIC MICROCIRCUITS 
SECTION I 
INTRODUCTION 
Failure Analysis may be defined as the process of determining why a device has 
malfunctioned or failed to meet established requirements. The scope of this process 
may range over the broad area between device defects and improper application or test. 
The objective of this Volume 3 of the Handbook is to present a sequence of methods which 
will enable a failure analyst to perform successful failure analysis on semiconductor 
microcircuits. 
Several requirements must be met for a failure analysis process to be fully 
successful. First, some information concerning the initial rejection is preferable. 
This information should consist of detailed conditions existing at the time of failure, 
such as failed parameter readings, circuit application, environmental factors, etc. 
Second, a collection of facts revealing the present condition of the device must be 
made. These facts may relate to mechanical, electrical, chemical or other charac-
teristics. Third, a comparison of the information obtained in the first two steps is 
required. Some correlation must exist between the present condition and the rejection 
reason in order to draw concrete conclusions. 
The procedure for collecting the factual information representing the present 
condition of the device must be planned to obtain maximum information. A procedure 
which has been used successfully many times is as follows: 
1) Review available failure information 
2) Radiographic analysis 
3) Hermeticity analysis 
4) Preliminary electrical tests: 
a) Threshold 
b) Isolation 
c) Pin-to-pin 
d) Parameter 
3-1-1 
5) Decap 
6) Visual microscopic inspection 
7) Electrical probe, if necessary and/ or element isolation 
8) Metalization removal and/ or microsection, if necessary 
Items 2, 3 and 4 may be performed in any sequence with little danger of losing useful 
information. 
This Volume presents each aspect of the failure analysis process in detail, 
although not necessarily in the order of most beneficial performance. The individual 
situation frequently will dictate a specific sequence. 
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SECTION II 
EVAL UATION OF THE MONOLITHIC MICROCIRCUIT 
PRIOR TO OPENING THE PACKAGE 
A. REVIEW OF AVAILABLE FAILURE INFORMATION 
Prior to opening the monolithic microcircuit's package, all possible information 
must be obtained concerning the behavior of the failed device. The first step in gaining 
this information is a complete review of the available failure information at the time 
the microcircuit is received for analysis. The information received may range from 
the very vague to the complete information furnished by parameter measurements. For 
instance, the fact that the microcircuit caused a system failure is of little value in 
assisting the analyst to make a preliminary diagnosis of the failure mode involved. On 
the other hand, failure information such as inability of the device to change states, or 
that it has no output in one section, can simplify the analyst's job by causing him to 
suspect one specific area of the microcircuit. Care must be exercised to determine 
that the information received is consistent within itself to prev ent erroneous conclu-
sions. 
The review of available failure information becomes increasingly important when 
it cannot be verified that the microcircuit is a failure and the failed condition must be 
duplicated by the analyst. This review also assists the analyst in separating the true 
failure mode from apparent failure modes created by improper handling of the device 
following the observed failure. 
Following the review of all available failure information, the microcircuit may 
then be submitted to electrical tests to verify that the information received is correct. 
B. VERIFICATION OF FAILURE INFORMATION 
1. General 
Parameter measurement is one important step in determining the validity 
of failure information. Digital device parameters such as input current, "on" voltage 
level, "off" voltage level and switching times provide a basic measurement of device 
operating condition. Linear device parameters such as offset voltages, gain and ac 
signal swing provide the same information for these type devices. 
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Once parameter values are known, the failure information from the user 
can be evaluated objectively. Comparison 'Qf the parameter data and failure infor-
mation usually results in good correlation or confirmation that the original failure 
information is accurate. Occasionally, all parameters test good. The immediate 
suspicion is that the original failure information is inaccurate. In that case special 
procedures must be followed to determine if the device failed due to improper appli-
cation, temperature sensitivity or intermittent conditions. The trouble may even have 
r ectified itself. A visual inspection is required to test this possibility. A detailed 
discussion of these topics will now be presented. 
2. Applicable Parameter Tests, Equipment Required 
a. Digital Devices 
(1). Resistor-Capacitor-Transistor Logic. Four basic param-
eters may be used to determine the operating characteristics of resistor-capacitor-
transistor logic (RCTL). These basic parameters are as follows: 
• Input current 
• "On" voltage level 
• "Off" voltage level 
• Dynamic test 
The normal temperature extremes of operation are -55°C to +125°C; therefore, the dc 
parameter tests are usually made at these extremes to insure proper operation over 
the entire temperature range. 
The input current test is performed by applying a specified 
voltage to one input pin while applying a speCified V cc and ground connection, and 
grounding all other unused inputs. (Refer to Figure 3-1. The applied input voltage is 
then dropped across the input resistor and the base - emitter diode of the output tran-
sistor. The current is read at the input pin, and acceptable limits are based on a 
worst -case design tolerance over the temperature range. 
The "on" voltage test, shown in Figure 3-2, is designed to deter-
mine if the output is capable of supplying the logic "one" condition to the input of another 
RCTL device . The test is performed in a manner that is similar to the input current 
test. The excepti ons are that the applied input is the specified absolute minimum input 
which will insure "turn- on" of the output transistor, and the output voltage is monitored 
rather than the input current . 
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The" off" output voltage test, shown in Figure 3-3, is designed to 
determine the logic "zero" level at the output transistor. The logic "zero" output volt-
age must be of sufficient value to ensure "turn-on" of other gates or logics to which the 
. output may be applied. The device is, therefore, tested with load and without load to 
determine if the device has the proper or specified output voltage capabilities. The 
loading of the output is accomplished by applying a resistor and a diode to ground. The 
value of the resistor is dependent on the number of "n" loads required. The test is 
performed in a manner similar to that of the "on" voltage test, except that the output 
is loaded and the applied input voltage is the specified absolute maximum voltage that 
will insure "turn-off" of the output transistor. 
The ac or dynamic test (Figure 3-4) merely determines if the 
device performs the "on" and "off" voltage-level requirements at a prescribed repe-
tition rate, and whether or not the logic function changes within a specified length of 
time. The output for this test is loaded with a 20-kQ resistor that is in series with 
and connected to the anode of a IN914 diode across which a capacitor of value Cs is 
connected. The value of Cs should be selected so that the total capacitance of the 
test fixtures, connectors, scope probe and Cs is equal to 50 /l/lF. Unused inputs 
should be grounded when not in use during the ac test. 
The previously described test parameters should be applied to 
the data sheet or other contractual agreement in such a manner as to assure that the 
device functioned in accordance with published specifications or that the failure symp-
toms correlate with the failure parameters observed. 
RCTL device is: 
The equipment required for testing the dc parameters of an 
• One voltmeter with a 0-to-10 V capability and a 10-MQ 
or higher input impedance. 
• One current meter with a 1 /lA-to-10 rnA current-range 
capability. 
• Three dc power supplies with a voltage range that is 
variable from zero to 8 V. 
• A test fixture and sufficient interconnecting cables to 
connect power supplies and monitoring meters. 
• A resistor and a diode for output loading. 
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In addition to the equipment listed for the dc tests, the fol-
lowing is required for ac parameter measurements: 
• 
• 
• 
• 
• 
• 
One pulse generator with frequency capabilities up to 
1 MHz, pulse amplitudes of 0-to-8 V, and independent 
rise and fall time capabilities of 15 ns. 
One syncroscope or dual trace oscilloscope with internal 
rise time characteristics equal to or less than 15 ns, 
internal impedance of 1 MQ or greater, and voltage 
magnitudes of 0.5 V per cm to 2 V per cm. 
A test fixture. 
One 20 kQ resistor. 
One IN914 diode. 
One capacitor (C ) 
s 
All of the above equipment may be built into a permanent console arrangement as 
illustrated in Figure 3-5. 
(2). Diode-Transistor Logic. There are six basic parameters that 
may be used to test the diode-transistor-logic (DTL) devices. These basic param-
eters are as follows: 
• Vcc current 
• Input current 
• Output current 
• Input voltage 
• Output voltage 
• Dynamic test 
The temperature extremes of operation may be specified from -55°C to +125°C; there-
fore, the dc parameter measurements are usually made at these extremes to insure 
proper operation over the entire temperature range. 
The V cc current is measured at two conditions: with the outputs 
at logical "zero," and with the outputs at logical" one." To measure the V cc current 
with the outputs at logical "zero," as shown in Figure 3-6, all inputs are ~ither open 
circuited or reverse biased to insure that the outputs are low, or saturated. With the 
output pins open circuited, the V cc current is that current required by the bases of the 
output transistors and the "pull-up" resistors. To measure the V cc current with the 
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Figure 3-6. "Zero" V cc Current Measurement Circuit for DTL Device 
outputs at logical" one" (Figure 3-7), all inputs are open circuited or reverse biased, 
with the exception of one input for each gate, which is grounded. With the output pins 
open circuited, the V cc current is the sum of the currents drawn by each grounded 
input. 
The input current is also measured at the logical" zero" con-
dition and at the logical "one" condition. The logical "zero" input current, Figure 3-8, 
is measured for each input by taking that input to ground through a current meter while 
all other inputs are open circuited or reverse biased. The logical" zero" input cur-
rent is then the current drawn through the forward-biased input diode from V cc' The 
logical "one" input current (Figure 3-9) is essentially the reverse leakage of the input 
diode. This measurement is obtained for each input by applying a sufficiently high 
voltage (to insure reverse biasing) through a current meter to that input while all other 
inputs are open circuited or grounded. If the other inputs are open circuited, the V cc 
and ground pins are normally grounded. If the other inputs are grounded, the recom-
mended V CE voltage is applied to the V cc pin with respect to the ground pin. 
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Figure 3-8. "Zero" Input Current Measurement Circuit for DTL Device 
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Figure 3-9. "One" Input Current Measurement Circuit for DTL Device 
The output currents are usually measured at two conditions: 
with the output short-circuited, and with the output reverse-biased (logical "one"). 
The short-circuit output current (Figure 3-10) is obtained for each output by measuring 
the current through the output pin from V cc when the output is grounded through a cur-
rent meter. The inputs are taken "low" to insure that the output transistor is biased 
"off." Thus, the current measured is a function of the current drained through the 
"pull-up" resistor. The reverse bias output current (logical "one"), as shown in 
Figure 3-11, essentially tests the reverse bias characteristics of the output transistor. 
The output pin in this case is normally tied to V cc through a current meter while the 
inputs are taken "low," either separately or together, to insure a logical "one" con-
dition. The current is thus the reverse leakage of the output transistor. 
The input voltage test (Figure 3-12), determines the breakdown 
characteristics of the input diode. With the Vcc pin, the output pin and the ground pin 
grounded, a positive voltage is applied to each input separately through a current 
meter. This positive voltage is adjusted to allow 10 f.1A of current to flow through the 
input pin. This voltage is called the reverse input voltage or BVj • 
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Figure 3-10. Short-Circuit Output Current 
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Figure 3-12. Input Voltage Measurement Circuit for DTL Device 
The output voltages are measured at the logical "zero" output 
voltage and the logical" one" output voltage. The logical "zero" output voltage test, 
Figure 3-13, is performed to determine that the output voltage is "low" (~ogical "zero") 
when the minimum logical "one" input voltage is applied. The applied input voltage 
is the lowest reverse voltage which will turn the output transistor "on," and is applied 
to one input while the other inputs are open-circuited or tied to V cc. The output re-
ceives a sink current which represents the maximum number of logical "zero" inputs 
that the output is expected to sink. The logical "zero" output voltage is a VCE(sat) 
characteristic, measured from the output pin to ground. The logical "one" output 
voltage test, shown in Figure 3-14, is performed to make certain that the output voltage 
is "high" when the maximum logical "zero" input voltage is applied. Each input is 
separately biased with the maximum input voltage that will insure "turn-off" of the 
output transistor. The other inputs are open-circuited or tied to V cc. The output 
supplies a load which represents the maximum number of logical "one" inputs that 
the output is expected to load. The logical" one" output voltage, measured from the 
output pin to ground, is thus a voltage-divider measurement between the "pull-up" 
resistor and the load resistor. This voltage must be sufficiently high to make sure 
that the inputs to the next gate (s) are reverse biased. 
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Figure 3-13. "Zero" Output Voltage Measurement Circuit for DTL Device 
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Figure 3-14. "One" Output Voltage Measurement Circuit for DTL Device 
3-II-13 
J 
The ac or dynamic test, shown in Figure 3-15, merely deter-
mines if the device performs the logical "zero" and logical "one" voltage levels at a 
prescribed repetition rate, and if the logic function changes within a specified length 
of time. 
DTL logics is: 
The equipment required for testing the dc parameters on the 
• One voltmeter with a 0-to-50 V capability and a 10 M0 
or higher input impedance. 
• One current meter with a 10 nA-to-30 rnA current-range 
capability . 
• Two dc power supplies with variable voltages from 0-to-8 V. 
Current-limiting characteristics are desirable, but not 
essential. 
• One dc power supply with variable voltage from 0-to-50 V. 
Current-limiting is desirable but not essential. 
• A variable resistor to control sink and load currents. 
• A test fixture and sufficient interconnecting cables to 
connect power supplies and monitoring meters. 
In addition to the equipment listed for the dc tests, the follOwing 
is required for ac parameter measurements: 
• One pulse generator with frequency capabilities up to 
10 MHz, pulse amplitude of 0-to-8 V, and independent 
rise and fall time capabilities of 15 ns. 
• One syncroscope or dual trace oscilloscope with internal 
rise time characteristics equal to or less than 15 ns, 
internal impedance of 1 MS"2 or greater, and voltage 
magnitudes of 0.5 V per cm to 2 V per cm. 
• A test fixture. 
• Various capacitors, resistors and diodes for loading as 
prescribed by the individual data sheet or other speci-
fication. 
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Figure 3-15. Dynamic Test Circuit for DTL Device 
(3). Transistor-Transistor Logic. Four basic parameters may 
be used to determine the operating characteristics of a transistor-transistor logic 
device. These basic parameters are as follows: 
• 
• 
• 
• 
Input current 
Output voltage 
Output current 
Dynamic test 
The normal temperature extremes of operation may be specified from -55°C to +125° C; 
therefore, the dc parameter tests are usually performed at these extremes to insure 
proper operation over the entire temperature range. 
The input current tests are made with the logic in the logical 
"zero" condition and in the logical" one" condition. The logical" zero" input current 
is that current which is required in order to insure that there will be a logical "zero" 
condition at the output. The test is shown in Figure 3-16; it is performed under worst-
case condition, i. e., each input is placed at the maximum" off" voltage level that may 
be applied by a preceding logic. The remaining inputs are grounded. The input under 
test is reverse biased; however, the multiple emitters exhibit parasitic transistor 
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Figure 3-16. "Zero" Input Current Measurement Circuit for TTL Device 
characteristics which allow a leakage current to exist which i s higher than reverse 
leakage. The parasitic current is the base-emitter injected current multiplied by the 
gain of the parasitic transistor. The gain of the parasitic transistor is quite low 
(below 0.05) but almA base-emitter current is sufficient to allow 50 {JA of logical 
"zero" input current to be measured. Typical logical "zero" currents are 5 {JA to 
15 {JA per unit. The logical "one" input current is that current required by an input 
to insure a logical "one" condition at the output. The test (Figure 3-17) is performed 
at the worst-case condition, i. e. , the applied input voltage is assumed to be a maxi-
mum V CE of a preceding logic. All other inputs are tied to V CC. Specified limits 
are determined from worst-case design tolerances. 
The output voltage tests are also made with the logic in the 
logical "zero" and in the logical "one" conditions. The logical "zero" output voltage 
(Figure 3-18) must be "low" enough to insure the "turn-off" of any other TTL gate that 
it controls. It must be able to sink current from 10 other logical "one" inputs. This 
output voltage is the V C E of the "low" side transistor. The logical" one" output volt-
age (Figure 3-19) must be "high" enough, when applied to the input of another TTL, to 
insure "turn-on" of the TTL it controls. The output "off" voltage must be capable of 
loading 1 0 other gates. The resistance of the output load is selected to insure the 
loading of 1 0 logical "zero" input currents. The output voltage is read with each input 
at logical "zero," while the other inputs are taken to Vcc (worst case). 
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Figure 3-17. "One" Input Current Measurement Circuit for TTL Device 
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Figure 3-18. "Zero" Output Voltage Measurement Circuit for TTL Device 
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Figure 3-19. "One" Output Voltage Measurement Circuit for TTL Device 
The short-circuit output current is measured by means of the 
test circuit shown in Figure 3-20, !o determine the impedance of the output in the logical 
" one" condition. The current measurement is made at the output, with the output 
grounded through a current meter. The inputs are taken to logical "zero" to insure 
that the Voff transistor is conducting. 
The circuit for the dynamic test is shown in Figure 3-21. This 
test determines if the device performs the logical "zero" and logical "one" functions 
at a prescribed repetition rate. The dynamic test also determines if the logic function 
changes within a specified length of time. The TTL performs high-speed switch func-
tions with propagation delay time in the range of 10 ns, and frequency capabilities in 
the range of 25 MH z . 
is as follows: 
Equipment for testing the dc parameters of the TTL device 
• One voltmeter with a 0-to-10 V capability and a 10-MQ 
or higher input impedance. 
• One current meter with a 1 /lA-to-100 rnA current range 
capability . 
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Figure 3-20. Short-Circuit Output Current Measurement 
Circuit for TTL Device 
• Three dc power supplies with variable voltages from 
0-to-8 V. Current-limiting capabilities are desirable, 
but not a necessity . 
• A test fixture and sufficient interconnecting cables to 
connect power supplies and monitoring meters. 
• Variable resistors for loading. 
In addition to the equipment listed for the dc tests, the following 
is required for ac parameter measurements: 
• One pulse generator with frequency capabilities up to 
25 MHz, pulse amplitude of O-to-8 V, and independent 
rise and fall time capabilities of 15 ns. 
• One syncroscope or dual trace oscilloscope with internal 
rise time characteristics equal to or less than 15 ns, 
internal impedance of 1 MQ or greater and voltage magni-
tudes of 0.5 V per cm to 2 V per cm. 
• A test fixture. 
• Various capacitors, diodes, resistors and transistors to 
furnish an ac load to the outputs. (Alternating-current 
loading is shown on individual data sheets.) 
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Figure 3-21. Dynamic Test Circuit for TTL Device 
b . Linear Devices 
- -1 
Vee 
(1). General. The more common parameters which determine the 
operating condition of linear microcircuits are discussed here. 
(2). Direct-Current Parameters. Three dc parameters will be 
briefly described here. The test circuit for the first two parameters is shown in F ig-
ure 3-22. Before a parameter test is performed, the device is first balanced by ad-
justing R9 to obtain a voltage difference of 10m V or less between output pins 8 and 13. 
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"Differential input voltage offset" (DIVO), is measured at 
pin 7 (Figure 3-22). This parameter indicates the voltage required to balance the 
device. Its nominal values are in the range ± O. 5 m V. 
The parameter, "common mode output voltage offset" (CMOVO), 
indicates the voltage of the balance point above or below ground. This parameter is 
measured at pin 8 (Figure 3-22); its nominal values are in the range ±O. 5 m V. 
The test circuit shown in Figure 3-23 is used to measure "differ-
ential input cur rent offset" (DICO). This circuit is balanced in the same manner as , 
the previously described circuit. Parameter DICO is a measure of the input current 
at pin 7 required to balance (by adjusting R9) the test circuit. It is calculated by the 
formula: 
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Figure 3-22. Differential-Amplifier DIVO and CMOVO Measurement Circuit 
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(3). Alternating-Current Parameters. The three ac parameters 
to be presented here are measured after the device has been balanced in the manner 
described for measuring dc parameters. The test circuit is shown in Figure 3-24. 
The parameter, "voltage gain" (GV) , is the ratio eoutl ein' 
A 1000-Hz , l-mV rms sine wave is required for ein' Nominal gain is 200. 
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Figure 3-24. Differential-Amplifier Voltage Gain (GV), AC Signal Swing (ACSS), 
and Upper Frequency Cutoff (fu) Measurement Circuit 
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To measure ac signal swing (ACSS), increase ein until the 
eout sine wave starts to clip at the positive or negative peaks. Nominal ACSS is 20 V 
peak-to-peak. 
"Upper frequency cutoff" (fh), is measured by increasing the 
frequency of ein until eout is down 3 dB from the ~OOO Hz level. The nominal fh fre-
quency is 200 kHz. 
ments is: 
The equipment necessary to conduct these parameter measure-
• Current-limited, ac power supplies with voltage variable 
from O-to-12 V. 
• VTVM type meter capable of current measurements. 
• An oscilloscope with dual traces and capabilities of 
1 mV/cm vertical sensitivity, 1 MQ input impedance. 
• Signal generator with frequency range of I-to-200 kHz 
sine wave output. 
(4) . Conclusions. Test boxes may be constructed to coordinate all 
the equipment with the unit under test. "Bread boarding" may be used to make the con-
nections although this is not advisable with linear circuits, since parasitic oscillations 
may occur, particularly with high -gain, wide-band amplifiers. Certain ground rules 
will help in decreasing the chances of these oscillations. Where power supplies are 
connected, use a filter composed of a series choke followed by a ceramic type capa-
citor to ground. This will decrease any feedback through power supplies. Keep 
s ignal-carrying lead wires short and avoid paralleling of leads, in order to prevent 
"cross talk." Shielded cable is useful as long as the terminating impedance is low; 
otherwise, cables must be frequency-compensated. Complex switching will allow a 
large number of parameters to be measured and may even allow a variety of similar 
linear circuits to be measured with the same test box, but care must be taken, since 
the complexity of the circuit may give untold problems with oscillation and "cross 
talk. " 
3. Data Correlation 
After the previously described parameter tests have been performed, the 
resulting test data must be compared with the failure information received with the 
device. If correlation exists, it may be assumed that the failure information is cor-
rect, and further tests to isolate the problem may be made. Exact correlation on 
parameter values may not be expected, but the test results usually should fall within 
the normal range of parameter drift and the accuracy tolerance of the test equipment. 
3-II-24 
-------
L 
If correlation does not exist, careful retesting and observation of parameter behavior 
is necessary. If correlation still does not exist, a careful analysis of the results 
obtained is required. 
Agreement of test data and failure information in major areas that would 
cause device failure, but disagreement in other areas, would warn the analyst that the 
device characteristics may have changed through testing, continued use in a system, 
or improper handling following initial failure. The primary failure mode may thus be 
masked by new indicators generated by the primary failure mode. 
If complete lack of data correlation exists (this would indicate the micro-
circuit failed in a manner other than that reported in the preliminary information), 
further tests must be made to determine if the device's characteristics have changed 
as previously discussed or if the failure information may have been erroneous. 
If lack of correlation indicates the device is not a failure, further tests 
must be made to determine if initial information was erroneous or if an intermittent 
problem exists. 
4. Handling of Nonverified Failures 
Devices which have been removed from test or circuit application as defec-
tive and which subsequently test good are classified as nonverified failures. These 
devices may have failed due to intermittent conditions existing within the devices or 
they may have been mistakenly identified as failures. 
The analysis of nonverified failures often leads to inconclusive results. 
The success of an analysis of nonverified failures depends on 1) the quantity and 
accuracy of electrical symptoms obtained during circuit application or test, and 
2) a proper evaluation of information obtained from tests performed by the analyst. 
The analyst is limited only by the fact that the failure symptoms no longer 
exist. The laboratory tests described hereafter are essential to definitive analysis of 
nonverified failures. 
a. Application Evaluation 
The device in question should, whenever possible, be operated by the 
analyst in a test circuit or application which simulates the failure conditions. A simu-
lated test condition provides' the analyst with a concise knowledge of the device in its 
application and enables him to determine that the device in its present condition does 
or does not perform satisfactorily. He should also evaluate the device for marginal 
worst-case design conditions such as the device's sensitivity to power supply voltages, 
input signals, frequencies, clock responses, loading, etc. 
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b. Temperature Cycle 
Failure symptoms can sometimes be reproduced by varying the 
ambient temperature of the device while monitoring the functional characteristics. 
Temperature cycling should not exceed the specified temperature range. 
c. Vibration 
Intermittent conditions can also be reproduced by monitored vibration 
testing. A 60-cycle vibration in the range of 30-to-50 gravity units is recommended. 
Care should be taken to see that the contacts between the device under test and the test 
fixture do not introduce spurious results. 
d. Visual Examination 
Visual examination of the internal portion of the device should be 
performed only after all electrical information has been obtained. Internal electrical 
probing may be desirable if the original failure symptoms were reproduced. In any 
case, the device should be examined visually for defects which would have caused the 
failure symptoms originally observed. 
e. Conclusions 
Conclusions drawn by the analyst of nonverified failures may be mis-
leading unless they are properly interpreted. These conclusions should, therefore, be 
weighted by the degree of confidence produced by failure symptoms and laboratory test 
results. 
C. PRELIMINARY ELECTRICAL TESTS 
1. Isolation and Threshold Tests, Equipment Required 
In addition to the parameter tests, a case-isolation test is frequently per-
formed to provide more information concerning the present condition of the device. 
This test determines if the case is electrically isolated from all the external pins and 
the silicon bar. Case isolation is checked by placing a voltage (15 V is frequently used) 
between the case of the device and its external terminals. The resulting characteristic 
is viewed on a curve tracer. A horizontal trace indicates no shorting to the case, 
while a vertical line indicates that one or more leads or the bar are shorted or leaky 
to the package. If the latter occurs, each terminal is checked individually to locate 
the defect. When the bar is shorted to the case, one polarity of voltage may cause 
leakage while the opposite will not. Thorough testing utilizes both polarities. Some 
bars and external leads are purposely connected to the case. Knowledge of device 
construction prevents confusion in this instance. 
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Another test which is very helpful in determining device condition is a 
threshold test. This is merely performing a continuity test at each external terminal 
to ascertain if electrical connection to the silicon bar does exist. The technique con-
sists of forward-biasing the substrate of the silicon bar with respect to the other ele~ 
ments, and using a curve tracer. The resultant forward-diode characteristic is the 
clue to an open bond. If a bond to the substrate or other element involved is open, the 
trace is a horizontal line. If the trace is that of a normal forward-diode (or diodes) , 
the bonds involved are intact. Some external pins are connected to the substrate pur-
posely by resistors or other than by single diodes. This circuitry should be considered 
when performing threshold tests. Low potentials should be utilized to avoid "snapping-
in" open bonds. Voltages higher than 1 V have been observed to cause open bonds and 
other open circuits to become good. 
Isolation and threshold tests are most conveniently performed by use of a 
curve tracer. These may be purchased ready made or a useable substitute may be 
constructed for use with an oscilloscope which has an external horizontal deflection 
input. A schematic of such a substitute is shown in Figure 3-25. 
2. Pin -to-Pin Measurements and Parasitic Effects 
a. Digital Devices 
The information to be gained from pin-to-pin measurements (curve 
tracer analysis) can be invaluable for evaluation of defective devices. Curve tracer 
analysis utilizes trace characteristics to evaluate component paths between two pins. 
The equipment required consists of the following: 
• A curve tracer (Tektronix 575 or equivalent). 
• A unit fixture or fingerboard. 
• A test box with which to connect any pin combination of 
the device to the curve tracer. 
• Three test leads of suitable length. 
The technique of curve-tracer analysis will be illustrated with the aid 
of Figure 3-26, which shows a diode and a resistor connected in parallel between pins 
1 and 2. The voltage-to-current relationship existing between these pins may be 
obtained by applying a voltage-current curve tracer to the two pins. The trace 
obtained would depend on the polarity used when applying the voltage. The trace 
expected to be obtained would be as shown in Figure 3-27. if a positive (+) voltage were 
applied at pin 1 with respect to pin 2. A straight line, indicating a resistance with the 
value of V /1, is obtained until the forward-diode threshold is reached. The curve or 
trace then changes to become the forward-diode resistance (very low) in parallel with 
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the resistance value. If a positive (+) voltage were applied at pin 2 with respect to 
pin 1, the trace expected to be obtained would be as shown in Figure 3-28. A straight 
line (indicating a resistance with the value of ViI) is obtained until the reverse break-
down voltage of the diode is reached. The curve or trace then changes to become the 
diode avalanche resistance in parallel with the resistor. Thus, the following infor-
mation could be obtained by evaluation of the two traces: 
• 
• 
• 
The V F value of the diode. 
The V R value of the diode. 
The resistance value of the resistor. 
The actual mechanics of curve-tracer analysis is quite simple and 
requires little technical skill; however, the interpretation of the information derived 
requires knowledge of monolithic microcircuit design. This can be illustrated by an 
example. The circuit schematic of an RCTL gate is shown in Figure 3-29. The input 
to the gate is a simple R-C ne.twork which feeds the base of the output transistor. The 
resistor is used to limit the base drive, and the capacitor serves to speed up the logic 
function. The transistor output is "high" or "low," depending on the input voltage 
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applied at pin 1 with respect to pin 7. With pin 1 positive with respect to pin 7, the 
expected trace characteristic on the curve tracer would be as shown in Figure 3-30. No 
current would be expected to show on the trace until the forward threshold voltage (V F) 
is reached. The trace would then be expected to change to a V /1 relationship repre-
senting the value of the resistor. The capacitor would not be expected to affect the 
trace, but this expectation would not be correct. The trace that would actually be 
obtained would be as shown in Figure 3-31. The difference between the expected trace 
of Figure 30 and the actual trace obtained in Figure 3-31 is the breakdown of the capa-
citor, which occurs at a relatively low voltage (~ 10 V). The RCTL monolithic micro-
circuit capacitor is a transistor diffUSion in a baSic substrate material: the collector 
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and emitter are tied together by evaporated leads to serve as one plate of the capacitor, 
while the base serves as the other plate. The capacitance is the sum of the collector-
base capacitance and the emitter-base capacitance. The value of capacitance is pro-
portional to the junction areas. The RCTL input circuit with the I1 revisedl1 capacitor 
is shown in Figure 3-32! The flCfI breakdown of Figure 3-31 occurs at the reverse 
emitter-base breakdown voltage of the transistor which serves as a capacitor. 
Reversing the polarity of the voltage so that a positive voltage is 
applied to pin 7 with respect to pin 1, and using the circuit of Figure 3-29 for interpre-
tation, the expected trace characteristic would be that of Figure 3-33. This represents 
the reverse breakdown voltage of the emitter-base diode of the transistor, which 
becomes a resistance line V /1 representing the resistance of the input resistor. 
Knowledge of the capacitor construction would cause these expected results to be 
revised, and the circuit of Figure 3-32 rather than Figure 3-29 would be used. The cur-
rent would then be expected to by-pass the resistor through the forward-biased base-
collector and base-emitter diodes of the capacitor. The revised evaluation with pin 7 
positive (+) with respect to pin 1 would cause one to expect the trace characteristic 
shown in Figure 3-34. This would also be incorrect. Pin 7 of the RCTL monolithic 
microcircuit is tied to substrate material (device ground). The resistor is an liN" 
diffusion into the basic 11 P" substrate material. Current would, therefore, flow from 
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Figure 3-32. RCTL Gate with Capacitor Drawn as Constructed 
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pin 7 though the low-resistance substrate material ("P") and enter the resistor ("N") 
through that forward-biased P-N diode, and would flow out at pin 1. Thus, the actual 
trace obtained would be that of a forward-biased diode breakdown, as shown in Fig-
ure 3-35. Device design knowledge, combined with circuit design familiarity, are 
essential in the interpretation of the results obtained from pin-to-pin measurements 
using the curve tracer. 
The preceeding example illustrated that pin-to-pin measurements are 
affected by subsurface or parasitic circuitry as well as the active circuitry of the 
device, and the expected trace characteristics are not always the actual trace obtained 
due to these parasitics. 
One method of curve-tracer analysis is quite useful in that it compares 
the pin-to-pin traces of a questionable device with the identical traces of a good device. 
This comparison method requires little extra time. The method utilizes a test box that 
will accept two devices-one good, and one questionable or defective. Comparison of 
these two devices is made by means of a switch. One design for the test circuit is 
shown in Figure 3-36. The good device and the questionable device are both plugged into 
the box. The pin-to-pin measurement is selected by plugging curve-tracer leads into 
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Figure 3-36. Test Box for Curve Tracer Comparison Testing 
the appropriate lead jacks. The good-device trace is compared to the questionable-
device trace by changing the position of the switch. 
A "revised" circuit schematic should be useful to the analyst as an 
aid in the interpretation of curve traces which are affected by parasitic elements and 
circuit components constructed in a manner different from discrete components. 
Examples of such "revised" circuit diagrams will now be presented. 
The circuit for a typical DTL gate is shown in Figure 3-37. This 
device is a triple diffused epitaxial device which utilizes a "P" type substrate and liN" 
type resistor isolation. The diffusion profile is shown in Figure 3-38. The transistor 
and coupling diodes are triple diffusions into a substrate for a four-layer component. 
The resistors and input diodes are two diffusions into a substrate, for a three-layer 
component. The substrate is biased to the lowest potential (ground) to obtain the 
reverse-bias isolation. 
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Each component of the circuit has been redrawn schematically in 
Figure 3-39 to include the parasitic elements that are present. Substituting these 
"revised" components into the circuit of Figure 37, the "revised" schematic diagram 
of Figure 3-40 is obtained. This "revised" schematic shows all curr~nt paths between 
pins, including the parasitic paths. Observation of the "revised" schematic will 
enable the analyst to determine which junctions or components can be observed by 
applying curve-tracer analysis or pin-to-pin measurements. 
The circuit for a typical TTL gate is shown in Figure 3-41. The basic 
TTL gate uses the multiple-emitter input and the "totem pole" output concept and is a 
triple diffused epitaxial device using a "P" type substrate and "N" type resistor iso-
lation. The diffusion profile is illustrated in Figure 3-42, showing the input transistor, 
the output transistor, the diode and the resistor diffusions. The substrate is biased 
at the lowest potential of the active circuitry (ground), and the resistor isolation is 
tied to the most positive potential (Vce> to obtain the reverse-bias isolation effect 
common to monolithic microcircuits. 
A study of the diffusion profile of Figure 3-42 permits the drawing of 
each component of the circuit schematically, including the parasitic elements of each 
component, as shown in Figure 3-43. Substituting these "revised" components into the 
circuit of Figure 3-41, the "revised" schematic diagram of 3-44 is obtained. 
By using the comparison method and "revised" schematic diagrams, 
the analyst should be able to employ pin-to-pin measurements to narrow his search 
for a failure cause to an isolated portion of the microcircuit. 
b. Linear Devices 
Pin-to-pin measurements with the curve tracer when testing linear 
monolithic microcircuits differ only slightly from the measurements of digital micro-
circuits. An example of a linear circuit is an SN522 (Texas Instruments) operational 
amplifier that is capable of a nominal 60-dB open-loop voltage gain. A schematic of 
this device, including parasitic substrate diodes. is shown in Figure 3-45. The diffusion 
profile of the SN522 is shown in Figure 3-46. 
A curve-tracer test, with plus on pin 2 and minus on pin 4, results 
in a forward-diode display because of the parasitic substrate diode. The same is 
true if pins 1, 6 or 8 are used in place of pin 2. Curve-tracer evaluation of the 
circuitry is difficult because of the large number of parallel parasitic elements. 
Linear circuits utilizing dielectric isolation in place of reverse-
biased P-N junctions may soon be in use. These will have far fewer parasitic 
elements. 
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D. MECHANICAL EVALUATION OF PACKAGE 
1. Visual Evaluation Prior to Opening 
When electrical tests have been completed, a complete visual evaluation 
of the package should be made. This evaluation may give valuable clues as to the 
cause of failure. Examine the device for missing or fractured external pins. If the 
device is in a test carrier, check for proper placement and orientation. Discoloration 
of the case may indicate excessive heating has occurred. Contamination on the case 
or terminals could cause leakage paths or resistive contacts. Dents in the case show 
improper handling, which may have resulted in shorted internal leads, a fractured 
bar or die, or hermetic seal leakage. Improper symbolization orientation may have 
caused improper terminal identification and mounting. Observe the position of the 
external pins in the glass eyelets. If a close proximity to the case is observed, closer 
inspection should be made with a microscope. The glass eyelets should also be ob-
served. Cracks would indicate improper handling, and voids would identify a possible 
hermetic-seal leak. Finally, the cap weld should be observed for cracks that might 
permit a hermetic-seal leak. 
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2. Radiographic Analysis 
An X-ray or radiograph is a useful tool for the analyst. Normally, the 
top (plan) view of the device is the most useful view with which to observe most 
defects. A side view is desirable if certain failure modes are suspected, such as 
fractured pyroceramic or inadequate clearance between internal wires and case. 
Ideally, the device may be observed by making use of filmless radiography which 
utilizes a closed circuit television system to view the device while rotating it with a 
remote control device. A more three-dimensional effect is obtained in this manner. 
Radiographic analysis is useful to determine voiding in the pyroceramic or alloy 
(eutetic) mounting material beneath the bar or die, position and dress of internal 
wires before opening the device, the presence of pigtails and broken wires or 
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extraneous material inside the package and the probable position of the bar or die 
within the package. It should be emphasized that radiographic examination is only an 
aid; it cannot take the place of careful visual examination after the device has been 
opened. 
3. Hermeticity Evaluation 
The final test to be made before opening the device is a hermeticity evalu-
ation. Four primary means for performing hermeticity checks are useful to the analyst. 
Two of these may be used to detect "minor" leaks (less than 10-5 cm3/s) and two may be 
used to detect "gross" leaks (greater than 10-5 cm3/s). 
One method for detection of " minor" hermetic-seal leak detection method 
employs helium. The device is placed in a high-pressure helium atmosphere (45 Ibf/in2) 
for approximately four hours. After removal from the helium atmosphere the device 
is placed in a mass spectrometer which measures the rate of helium "build-up." This 
rate is related to the leak rate of the hermetic seals. 
The other "minor" leak detection method employs radioactive krypton. The 
device is placed in a high-pressure environment (44 Ibf/in2 or greater depending on 
package type) for approximately 0.2 hour. The length of time the device is left under 
pressure is determined by the leak rate to be tested and the lifetime and concentration 
of the radioactive material employed. After removal from this atmosphere, the device 
is placed in a counter equipped with a geiger tube. The radioactive disintegrations of 
any radioactive krypton that may have been forced into the device through any seal faults 
are measured through the case by the counter. This measurement is then related to the 
leak rate of the hermetic seals. This method of detection of "minor" leaks has an advan-
tage over the use of helium in that the counter is capable of distinguishing between gas 
entrapped within the package and gas trapped externally by contamination, symbolization, 
or labels. It has the disadvantage of the possibility of radioactive contamination beyond 
that considered safe, resulting in inability to analyze the device until natural decay of 
radiation occurs. This, however, occurs very rarely. Neither the helium nor the 
radioactive krypton methods are capable of detecting "gross" hermetic seal leaks. 
One "gross" leak-detection method employs hot (150°C) polyethylene glycol. 
The device is immersed in the polyethylene glycol and observed through a low-power 
microscope. A "gross" leak is determined by a steady stream of small bubbles. The 
source of the bubbles indicates the location of the leak. This test is not entirely satis-
factory since the polyethylene glycol can enter the package through the defective seal 
and cause damage to the device. It does, however, take little time to perform and 
uses inexpensive equipment. 
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The second "gross" leak detection method employs alcohol at room tem-
perature. In this test, the device is placed in an air atmosphere chamber at high-
pressure (45 Ibf/in2) for 0.5 hours. After returning the device to ambient pressure, 
it is immersed in alcohol and observed through a low- power microscope. A steady 
stream of small bubbles again designates a "gross" hermetic-seal leak, and the loca-
tion of the leak may be observed . The alcohol method, while requiring more time and 
equipment, is superior to the polyethylene glycol method because alcohol is a solvent 
for organic material which may have clogged a leak, and the alcohol is not harmful to 
the device if it enters the package. 
Leak detection methods employing dye, which is inserted in the package, 
may be used. In this case, the dye has a very-low surface tension and seeps out 
through leaks in the hermetic seal. This method is not generally satisfactory because 
of the difficulty in inserting the dye without damaging the device, and further analysis 
is handicapped by the extreme difficulty in removing the dye from the interior of the 
package. 
An example of a leak discovered by the "gross" leak polyethylene glycol 
method is shown in Figure 3-47 . The leak is in the weld seal and is visible as a space 
between the lid and the ring frame. The leak test equipment is shown in Figure 3-48. 
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SECTION III 
HOW TO OPEN THE PACKAGE 
A. FLAT PACKS 
1. General 
The flat pack is manufactured in several different sizes, with a variety of 
materials. Those made of primarily metal, such as TO-84 and TO-89 (illustrated in 
Figure 3-49) may be opened by anyone of the methods discussed in the next few para-
graphs. Those with mainly ceramic or nonmetallic materials, such as TO-91 and 
TO-86, may be opened by using a sharp-edged instrument to pry the lid off following 
a 5- to 10-minute soak in boiling acetic acid to soften the adhesive used. 
2. Micromilling Machine 
One of the most rapid ways to open the metal flat-apck package is by mak-
ing use of a micromilling machine. For photographs of a typical machine see Figures 
3-50, 3-51, 3-52 and 3-53. This machine, which has a small electrically driven mill-
ing wheel and micro manipulators to move the device or milling wheel in the X, Y and 
Z planes, is used to mill a narrow groove around the periphery of the cap of the pack-
age. This groove should cut through the weld bead of the cap, thus freeing the cap 
from the case. Care must be taken that the milled groove is not too deep, or damage 
may occur to the glass eyelet material within the package or to other portions of the 
package. Likewise, care must be used so that the groove is not cut farther from the 
edge than the weld bead, or damage may occur to internal termirials, connecting wires, 
or the die itself. If properly used, the micromilling machine will open the package 
cleanly and smoothly, and the possibility of damage to the interior of the package will 
be remote. 
The flat pack is held in place either by a vacuum system or a mechanical 
method. The vacuum method requires a cavity under and fully covered by the bottom 
of the package. A small amount of sealant applied to the bottom of the package con-
tributes to a better vacuum. Packages without a flat bottom may require a small 
pressure on the lid to hold them in place while they are being opened. 
The mechanical method can utilize a number of means to stabilize the pack-
age. One method clamps to the package beneath the leads. Another applies pressure 
to the top of the leads. This sometimes results in the breaking of leads. Although it 
has not been attempted, a method combining both vacuum and mechanical force might 
be very satisfactory. 
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Figure 3-50. Micromilling Machine for Opening Metal Flat Packs 
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Figure 3-53. Milling Wheel and Mechanical Hold-Down of 
Micromilling Machine for Opening Flat Packs 
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3. Knife or Sharp-Edged Instrument 
One method of opening the package is by making use of a knife , or other 
sharp-edged instrument. The first requirement for opening the device in this manner 
is a fixture to hold the device firmly without damage to the package. This fixture must 
necessarily grip only the bottom portion of the flat pack , below the external terminals, 
to prevent damage to terminals and to give access to the cap of the package. With 
the flat pack held securely in the fixture, a knife is used to cut off the weld bead 
around the' ease of the package. After cutting the, weld bead, the cap' may be lifted 
from the flat pack. This method of opening the package necessarily places consider-
able stress on the package and often results in cracked glass and fractured dies (bars). 
External terminals also suffer damage unless great care is used. This method does 
have the advantage of using inexpensive equipment. 
4. Sanding 
The cap on a flat pack device may be removed by sanding. To accomplish 
this, the device must be mounted in a suitable fixture to hold it rigid , or it may be 
glued to a flat surface, using any substance that can be easily removed. If glue or a 
similar substance is used, care must be taken in removing the device so that undue 
, stress is not placed on the package. The device may be held while the cap is sanded 
~off by hand , or a fine grit grinding disc may be used. Sanding should be done as evenly 
as possible to insure ease of removal of all of the cap from the case. This method of 
opening the package has the advantages of using inexpensive equipment , and it is 
reasonably rapid. It has the disadvantages of possible heating of the device from the 
sanding, almost certain damage to external terminals , and the introduction of foreign 
particles into the package. 
B. IN-LINE PACKAGES 
In-line packages of various materials are available on the market. The bulk 
of the package is generally of a ceramic or epoxy material. Two general classifi-
cations exist: 1) an open , hermetically sealed space surrounds the top portion of the 
bar , 2) no open space exists. 
The package containing an open space may have a metal lid which can be milled 
off at the edges. Nonmetallic lids which are also used can be pried or sanded off or 
pried off following a 5- to 10-minute soak in boiling acetic acid to soften the adhesive 
used. Care must be taken to, avoid damaging the bar and connecting wires. 
Those packages without open space over the bar must be attacked carefully to 
avoid destroying valuable evidence . A typical example of such a package is shown 
in Figure 3-54. After a thorough electrical analysis has been made, one method 
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Figure 3-54. Plastic In-Line Package 
of gaining access to the bar is to remove most of the material above the bar by sanding 
or sectioning. At some point before reaching the bar surface, the wires connecting 
the bar to the external leads will be encountered . At that time it is advisable to per-
form some electrical tests if any open circuits are suspected. A continuity test from 
the connecting wire to the external pin will evaluate that portion of the circuit. Con-
tinued removal of material by sanding is then required to reach the bar. Some units 
have a transparent material in the immediate vicinity of the bar. If this is the case , 
visual examination of the bar surface may reveal usable information. 
In many cases, access to the surface of the bar is required in order to perform 
probing, lead removal and, when nontransparent material is used, visual inspection. 
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Removal of the material over the bar may be accomplished by placing the device in 
heated epoxy strip for a short period of time, five to ten minutes in most cases. This 
treatment will loosen or completely remove the material over the bar. If only loosen-
ing occurs, tweezers may be used for complete removal. Epoxy strip may attack 
aluminum leads somewhat if the time of application is excessive. Epoxy strippers are 
available from several manufacturers. Sulfuric acid heated to the fuming point for 10 
minutes may be substituted for the epoxy strip. 
Disadvantages of this method of gaining access to the bar of the in-line package 
are 1) considerable time is required, and 2) some of the ball bonds are likely to be 
pulled away as the material is removed. An alternate method which does not endanger 
the ball bonds has not been developed. 
C. TO-5 PACKAGES 
CAUTION 
Sulfuric acid will remove aluminum 
if not fumed sufficiently or if appli-
cation is excessive. 
The method of opening a TO-5 package is the same, regardless of the contents. 
Microcircuits are mounted in modified TO-5 cans that contain more pins than do tran-
sistor cans. In either case, the commonly used method is to remove a small amount 
of metal from the full circumference of the base of the can. The depth of metal to be 
removed is approximately equal to the thickness of the can material. Once the metal 
is removed, the top of the can may be detached with the fingers. 
A typical package is shown in Figure 3-55. The method of metal removal is 
illustrated in Figure 3-56. The TO-5 can is first placed in a small chuck. The chuck-
supported can is then moved in contact with a rotating resin-bonded silicon carbide 
disc. A 1725-rpm motor is the power source for the disc. The outside diameter of 
the disc is 4 in., and the inside diameter is 1/2 in. Either a 10- or 20-mil thickness 
may be used. Rotation of the can while maintaining contact with the disc results in 
the required metal removal. A protective shield over the disc prevents injury to the 
operator in case of disc breakage. 
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Figure 3-55. Modified Type TO-5 Package for Monolithic Microcircuits 
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SECTION IV 
EVALUATION OF MONOLITHIC MICROCIRCUIT 
AFTER OPENING OF PACKAGE 
A. GENERAL 
Prior to opening the microcircuit package, certain information will have been 
learned about its condition. This information falls largely in the electrical area, 
since it has to do with parameter measurements. curve tracer tests, etc. The ob-
jective of opening the device is to determine what is causing the abnormal electrical 
characteristics or what could have caused those which no longer exist. The first step 
after opening is a visual inspection to locate any obvious defects which may exist. 
Observed defects must be evaluated to determine if they could cause the abnormal 
electrical characteristics. Occasionally a defect is noted which appears quite serious 
but in fact does not impair the device operation. The analyst must continually be on 
the alert for such deceptive conditions. Certainly a defect of serious appearance is 
not to be condoned even if it does not affect device operation. The point is that the 
analyst should not allow such a defect to cloud his search for the actual cause of 
failure. 
After visual inspection is completed , further electrical evaluation will normally 
be required to investigate those defects observed visually or to obtain more informa-
tion where visual observations were not fruitful. Chemical analysis may be required 
in some cases where unknown materials need to be identified. Visual, electrical and 
chemical evaluations are discussed in detail hereafter. 
B. VISUAL INSPECTION 
1. Equipment Required 
The first evaluation to be made after opening the device is a thorough visual 
examination. In general, two types of microscopes are required to perform this exam-
ination. A stereo microscope of relatively low power (20X to 60X, preferably variable 
over this range), with diffused or oblique lighting is desirable when inspecting for 
mechanical faults, improper routing of connecting wires, misalignment of the die (bar) 
in the package and possible shorts of the internal pins. This same microscope may be 
used in subsequent analysis of the device. 
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For a close examination of the surface of the active element, a high-power 
metallurgical microscope with direct lighting is required. Assorted lenses should be 
available for this microscope to give a range of magnification from 35X to 400X. With 
this microscope, metallization faults, oxide defects, masking defects and improper 
diffusions may be observed. It is desirable that camera accessories be available for 
use with this microscope to photograph observed defects before disturbing the device 
to verify those defects. This microscope and camera will also likely be used in sub-
sequent analysis of the device after the initial visual inspection. 
2. Typical Examples of Problems 
a. General 
The following examples illustrate certain conditions which are 
frequently observed and/ or discovered by means of a visual inspection of the micro-
circuit. The conditions are depicted with photographs, and the probable causes of 
the problems are discussed. For convenience the conditions are grouped in the 
following six categories: 
• Process problems 
• Evaporated leads 
• Die problems 
• Connecting wires 
• External terminals 
• Electrical overstress 
b. Process Problems 
(1). Photolithographic Mask Defect or KMER Defect. The photo-
lithographic masking defect or KMER defect shown in Figure 3-57 resulted in an emitter 
diffusion into the base contact region, thus causing an emitter-to-base short of the 
transistor. It is virtually impossible to distinguish between a KMER defect and a 
photolithographic mask defect. These defects may appear at any place on a die, and 
in many different forms. The most common defects result in diffusions in improper 
areas , no diffusions in areas where there should be, oxide defects, and excess removal 
or nonremoval of metallization. The defects may be caused by incomplete coverage by 
the KMER, scratching or smearing of the KMER in handling, defective photolithographic 
masks , foreign material , or improperly handled masks. Depending on the type of 
defect, detection may occur in threshold tests, pin -to-pin tests, or parameter analysis . 
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(2). Faulty Metallization. Faulty metallization in the form of an 
open evaporated lead;and smaller areas lacking metallization are shown in Figure 3-58. 
This defect could be detected in threshold or pin-to- pin tests. The defect could have 
been caused by KMER or photolithographic mask defects, or by a faulty metallization 
removal process. The residue on the capacitor in the photograph would indicate that 
the latter was probably the cause. 
(3) . Excess Metallization . Excess metallization is shown in 
Figure 3-59. This example illustrates the shorting of components by metallization that 
was not removed from the die surface. Detection would occur during curve-tracer 
threshold, pin-to-pin measurements or parameter analysis. This defect is the result 
of a KMER or photolithographic mask defect which prevented the removal of metal-
lization in this area. 
(4). Metallization-Silicon Eutectic Formation. Metallization-silicon 
eutectic formation is shown in Figure 3- 60. This illustration of a gold-silicon eutetic 
formation is typical of the visual indicator that is seen when the eutectic point has been 
reached. In this case, the gold ball bond and the bare silicon have formed the gold-
silicon eutectic, i. e. , the temperature (377"C) at which gold alloys into the silicon has 
been exceeded. This formation will normally be observed only at contact windows, 
since considerable time is required for the alloying to penetrate the oxide. The re-
sulting short-circuit would be detected in curve-tracer threshold or pin-to-pin analysis. 
Open circuits are also common due to the excessive current flow and would be detected 
in the same tests. The usual cause for the metallization - silicon eutectic is electrical 
overstress or excessive heating. 
(5). Oxide Defect. The defect in the oxide shown in Figure 3-61 was 
covered by an evaporated lead. The defect allowed the lead to contact bare silicon, 
resulting in a short to substrate. While the entire discolored area is not bare silicon, 
it indicates the top layer or layers of oxide were not existent. Numerous small areas 
of bare silicon show through the oxide that is present. Oxide defects may show up in 
curve-tracer threshold or pin-to-pin measurements, but usually, parameter analysis 
is required to locate the smaller defects. Defects of this type may be of an intermittent 
nature. Oxide defects may be caused by KMER or mask defects, improper etching, 
contamination or improper handling . Voltage in excess of normal operating values may 
also lead to oxide defect formation by inducing localized dielectric breakdown. 
c. Evaporated Leads 
(1). Evaporated Lead Open Because of a Scratch. This defect, an 
evaporated lead open because of a scratch, as shown in Figure 3-62, would likely be 
detected in threshold or pin-to-pin tests, depending on the location. This deep scratch, 
along with the other scratches on the evaporated lead, indicates poor workmanship 
which was probably caused by handling with tweezers. This type of failure can be 
time-dependent, with the reduced cross section of a scratched lead becoming an open 
circuit on a very slight electrical overstress. 
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Figure 3- 57 . Emitter- Base Short due to Mask Defect 
Figure 3-58 . Open due to Faulty Metallization 
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Figure 3- 59. Short due t o Excess Metallization 
Figure 3- 60. Gold- Silicon Eutectic 
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Figure 3-61. Oxide Defect Causing Lead-to-Substrate Short 
Figure 3-62. Open Lead due to a Scratch 
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(2). Smeared Evaporated Lead Pattern. The smeared evaporated 
leads shown in this photograph, Figure 3- 63, were shorted together by the smeared gold. 
A portion of the bridging smear had been removed prior to taking the photograph. This 
defect would be discovered in the curve - tracer threshold test or pin-to-pin measure-
ments. The smear could have been made in handling, bonding or probing operations. 
(3) . Separation of Bond from Evaporated Lead. Separation of a 
bond from an evaporated lead is illustrated by Figure 3- 64. The raised ball bond shown 
in this example would be detected as an open circuit in preliminary threshold tests. 
The ball bond is observed to be flattened, indicating sufficient bonding pressure, but 
the bonding pad indicates only a small area of the bond adhered to the evaporated lead. 
Therefore, the likely cause of failure would be insufficient bonding temperature or 
bond-capillary dwell time. 
Residue. 
(4) . Chemical Reaction Between Evaporated Leads and Reagent 
Chemical reaction between evaporated leads and reagent residue will be 
described with reference to Figure 3-65. The illustration shows that an open circuit 
was caused by some of the evaporated leads having undergone a chemical reaction 
with a residue that was apparently left on the bar. The fact that only certain of the 
leads were attacked while adjacent leads were undamaged indicates that perhaps a 
galvanic action occurred. This defect would be detected in threshold and pin-to-pin 
tests. The possibility of moisture in the package contributing to the reaction should 
not be overlooked. 
Figure 3-63. Short due to Smeared Leads 
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(5) . Peeling of Evaporated Leads 
(a) . Peeling from Contact Window . In Figure 3- 66 , an example 
of an evaporated lead that has peeled from a contact window is shown. In this illustra-
tion, the metallization failed to adhere to the bare silicon contact window. This defect 
would be detected in preliminary threshold or pin- to- pin measurements . At times this 
type of defect has intermittent characteristics and can be temporarily "healed" by ap-
plication of voltage or by probing, thus complicating the analysis of the device. The 
cause of this lack of adherence could be incomplete removal of oxide from the window, 
moisture in the package, residue on the die, or improper barrier metallization beneath 
the gold. 
(b) . Peeling from the Oxide . A severe case of evaporated 
leads separating from the oxide (die) is illustrated in the photograph shown in Fig-
ure 3- 67 . The open circuits and s hort circuits would be detected in threshold and 
pin-to- pin tests, although the results obtained in those tests would be thoroughly 
confusing prior to visual examination. This separation of the leads from the die was 
caused by moisture which had entered the package through a hermetic- seal leal<: . This 
failure mode is, of course, time - dependent. 
Figure 3-66. Lead Peeling from Window 
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d. Die Problems 
(1) . Cracked Die. The two fractures of the cracked die shown in 
Figure 3-68 would give varying indications on the threshold and pin-to-pin measurements. 
Various fractures show as open circuits, short circuits, high or low resistances, or 
low breakdowns. At times, threshold or pin-to-pin measurements do not indicate the 
fracture, making it necessary to use parameter analysis. Fractures or cracks in the 
die may be caused by several different factors such as improper scribing and breaking, 
excessive bonding pressure, large voids in the pyroceramic under the die, excessive 
localized heating of the die, or mechanical overstress of the package. 
(2). Broken Die from Mechanical Overstress. A die which has 
been broken as badly as the one shown in this photograph (Figure 3-69) indicates that 
the package has been overstressed mechanically beyond the design limits of the 
device. Visual indicators are the separation of the die from the pyroceramic or the 
pyroceramic from the package, the badly shattered pyroceramic, and the badly 
shattered die. This defect would be detected in isolation tests, threshold tests, or 
pin-to-pin measurements and,X-ray. External visual inspection and hermeticity tests 
may also indicate the presence of a broken die prior to opening the device. 
Figure 3-68. Cracked Die 
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(3). Chipped Die 
(a) . Short Circuit. The chip on the edge of the die shown in 
Figure 3-70, resulted in a short circuit from the ball bond to bare silicon. Chips on the 
edge of the die may be caused by improper scribing and breaking or improper handling 
of the die. The chips are usually indicated by short circuits, leakages, or low break-
down-voltages on the curve-tracer threshold or pin-to-pin measurements. 
(b). Open Circuit. With reference to Figure 3-71, the chipped 
silicon in this photograph caused an intermittent open circuit. This defect would be 
detected in monitored vibration tests and possibly threshold tests. The cause for this 
chip in the die is excessive pressure used in the ball bonding operation. 
e. Connecting Wires 
(1). Broken Connecting Wire. The broken connecting wire shown 
in this photograph, Figure 3-72, would be detected in preliminary threshold tests as an 
open circuit. The position of the wire indicates that there was considerable tension on 
the wire and that it had been bent sharply at the ball bond. The wire also shows 
"necking" at the break, which further indicates excessive tension. 
(2). Improper Lead-Wire Routing. Improper lead wire routing 
is illustrated by Figure 3-73. - The shorted connecting wires in this photograph would be 
detected in curve-tracer threshold testing or pin-to-pin analysis. This defect is the 
result of a workmanship error in that the wire is excessively long and improperly 
routed. Failure is usually induced by heat, vibration or acceleration. 
f. External Terminals 
(1). External Terminals Shorted to Each Other. For an example 
of external terminals shorted to each other, see Figure 3-74. This example shows the 
external terminals shorted where the pins are wrapped around the mechanical carrier 
for the \package. This type of defect, normally detected during curve-tracer threshold 
testing or pin-to-pin analysis, is usually caused by rough handling during testing 
operations. 
(2) . External Terminal Shorted t.9 the Die. This photograph, Fig-
ure 3-75, illustrates the problem of an external terminal (No.5) that is in contact with 
the edge of the die, thus resulting in a short to substrate from that terminal. This 
defect would be detected in the preliminary curve-tracer threshold test or in pin-to-pin 
tests. The defect is caused by improper pOSitioning of the die in the case. The die is 
mounted too high and is not centered in the case. 
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Figure 3-70. Chipped Die (Short Circuit) 
Figure 3-71. Chipped Die (Intermittent Open Circuit) 
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Figure 3-73. Shorted Wires Due to Improper Routing 
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Figure 3-74. Mech-Pack Leads Shorted 
(3). External Terminals Shorted to the Case. The external ter-
minals on the device shown in Figure 3-76 were not centered in the glass eyelet, which 
resulted -in short circuits to the case. This would be detected by preliminary isolation 
tests. This failure mode could be intermittent, depending on temperature and vibration . 
g. Electrical Overstress 
(1). Evaporated Lead Melted Open. This example of a melted-open 
evaporated lead, Figure 3-77, is typical of what is found when a device has been electri-
cally overstressed. The melting usually, though not always, occurs at a contact window 
or an oxide step. This open circuit (a short circuit sometimes results) would be detected 
in threshold or pin-to-pin measurements. If the component where the melting has 
occurred has not been damaged, bridging-across the open circuit by means of probes 
will help determine if the electrical overstress was caused by the device or by external 
means. If bridging the component into the circuit is not possible, each component in 
that portion of the circuit must be checked to determine if the cause was internal or 
external. 
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Figure 3-75. Silicon Die Shorted, to External Terminal 
3-IV-19 
Figure 3-76. External Terminals Shorted to Case 
Figure 3-77. Electrical Overstress 
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(2). Flash-Across Short. This photograph, Figure 3-78 is tyPical of 
of what is observed when a flash-across short has occurred. The short circuit would 
be detected in curve-tracer threshold tests or pin-to-pin analysis. A flash-across 
short such as this is usually caused by reverse-bias voltage transients across junctions 
and is considered to have been caused by some means external to the device. 
The flash-across short is one of the most frequently occurring 
failure modes resulting from electrical overstress. The visual symptom of this fail-
ure mode is a thin strip of metallic-appearing substance between two evaporated leads . 
There is always one or more PN junctions between the two evaporated leads. The 
most common flash-across short occurs across emitter-base junctions or across 
collector-emitter nodes of transistors. The flash-across short has been frequently 
observed between the emitters of multiple-emitter transistors or between one of the 
emitters and the base contact. 
This failure mode may be reproduced by discharging a capacitor 
across reverse-biased PN junctions. The capacitance required is a function of the 
distance between the evaporated leads and the junction, and of the dielectric strength 
of the oxide to silicon interface. 
Figure 3-78. Flash-Across Due to Electrical Overstress 
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where 
E 
The flash-across properties are described by the equation 
V 
d 
E the electric field that will cause an arc 
V voltage 
d = the distance over which the electric field exists 
(2) 
The voltage, "V," of Equation (2), exists across the depletion layer of the junction. As 
the voltage is increased, the depletion layer spreads away from the junction and thereby 
increases the distance, "d." A finite time is required for "d" to increase. If "V" 
increases faster than "d" then "E" increases. Flash-across occurrs when the dielectric 
limit of the oxide-silicon interface is exceded by "E." After flash-across begins, the 
finite resistance of the silicon allows the arc to extend to the nearest metallization. 
Microsections of flash-across shorts have indicated that the 
metal from the contacts arcs across, causing permanent damage to the junction. The 
metal movement always occurs beneath the silicon oxide at the silicon-to-oxide inter-
face. It is suspected that aroing occurs beneath the oxide rather than above it because 
the dielectric is weaker at that interface. Flash-across shorts usually occur because 
of fast voltage-transients across reverse-biased junctions. 
(3). Junction Degradation From Electrical Overstress. Electric 
overstress can be manifested by localized melting of the material around a PN junction, 
a degradation of diode action, or by flash-across shorts. Localized melting is usually 
associated with excessive current through forward biased junctions. Degradation of 
diode action can be examined by forward biased current-voltage characteristic of a PN 
junction. Electric overstress such as high current in the avalanche region causes 
higher currents at lower voltages. Decreased current gain is often symptomatic of 
this type of electrical overstress. 
3. Correlation of Observed Problem and Original Problem Report 
When a defective component or area in the microcircuit has been located, 
it is again necessary to refer to the original problem report. It must be determined if 
this defective component or area could have caused the device to fail in the manner 
described in the original report. The observed discrepancy may not be related to the 
original problem but may have resulted from electrical tests, opening the package, or 
the primary failure mode. If the findings correlate with the original problem report, 
it may be assumed that the analysis was correct and the failure mode has been deter-
mined. Often it is desirable or necessary to simulate the failure mode on a known good 
device to determine if the failure mode could cause the failure indicators originally 
described. 
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C. ELECTRICAL EVAL DATION 
1. General 
Electrical evaluation after device opening should normally begin with a 
retest of failed parameters to determine if the condition has remained stable. Pro-
vided that stability exists, any visually observed defects should be evaluated to deter-
mine their effect on failed parameters. The type of defects normally found visually 
are discussed in the previous section. In this section are discussed methods of deter-
mining what effect, if any, these visual defects have on the failed conditions. In the 
absence of any worthwhile visual results, detailed electrical testing is required. This 
electrical testing requires the capability of functional probing, selective and complete 
lead removal, temperature cycling, and measurement of voltage-current character-
istics of capacitors, resistors, diodes and transistors. 
2. Special Required Equipment 
a. Functional Probing Equipment 
The functional probing equipment is necessary for measuring voltages 
and currents of the metallized leads located on the surface of the bar. A typical probe 
set is shown in Figure 3-79. This probe set contains two probes that are adjustable in 
the X, Y and Z planes by means of micromanipulators. The probes are made of approxi-
mately 5-mil diam tungsten wire which is sharpened to approximately a 1/4 mil radius 
of curvature by means of electrochemical etching in a mixture of detergent and sodium 
hydroxide, as shown in Figure 3-80(a). Proper sharpening is obtained when the probe tip 
-is raised and lowered near the surface of the liquid to form a meniscus, as in Fig-
ure 3-80(b). The detergent reduces surface tension to the desired amount. 
The probes of the probe set are connected to banana jacks, which 
allows connection to any type of testing equipment desirable. The probes are located 
in such a manner that they can make contact with the microcircuit while power is being 
applied to the circuit. The microcircuit normally is mounted on a fingerboard to which 
power is applied. Probe sets may consist of more than two probes; however, two probes 
per set has been found to be quite satisfactory for normal failure analysis. 
b. Selective and Complete Lead Removal Equipment 
Selective lead removal is accomplished by a battery-capacitor circuit, 
shown in Figure 3-81. Initially the spring loaded switch is in position At with the capa-
citor being charged by the battery. The object-ive is to melt a small portion of the 
metallization to cause a small opening across tl\e width of the lead. This is accom-
plished by throwing the switch to position B, thet'eby discharging the capacitor through 
the probes and the portion of lead between the propes. Sufficient heat is produced by 
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the passage of current through the lead to cause melting. Often it is advantageous to 
scratch the lead where the open is desired, to accelerate the melting. As soon as the 
spring-loaded switch is released, the battery is reconnected to the capacitor and 
recharging occurs. The device is immediately capable of a second application of cur-
rent in case the first discharge was not adequate. The size of the capacitor must not 
be too large, since excessive heat prodUces oxide daITi1Ige and leakage. In the case of 
a multilayer metallization, a curve tracer may be used to assist the capacitive dis-
charge. This may be accomplished by connecting the curve tracer, adjusted for 5 V 
across the probes, immediately after the capacitor is discharged. The schematic 
shown in Figure 3-81 is one method of incorporating the curve tracer with the capacitor-
discharge. 
c. Patching Lead Openings 
The previous paragraph discussed a method of opening a lead by 
melting. It is desirable in some cases to reconnect the leads for additional electrical 
evaluation tests. One method is to jumper together two probes, placing one on each 
side of the open place. This is satisfactory for a single open but is not feasible where 
a number of opens have been made. A solution to the problem is provided by use of a 
conductive epoxy paste (IfEccobondlf or equivalent). The epoxy paste is prepared by 
mixing the two supplied materials according to the manufacturer's instructions. The 
paste is applied to the open in sufficient quantity to fill the gap. One method of appli-
cation is by transporting small quantities with the tip of a probe. 
d. Temperature Cycling Equipment 
Device operation at temperature extremes may be required to evaluate 
inte r mittent or temperature sensitive conditions. High temperature may be obtained 
with a hot air blower or heat gun. More precise temperatures may be obtained with a 
controlled soldering iron by combining it with a thermocouple measurement circuit to 
provide temperature indication. The hot tip is placed in contact with the unit under 
test. Where this is not practical, any oven may be utilized. Low temperatures in the 
range of -50°C to -70°C may be obtained with dry ice in direct contact with the unit 
under test. 
e. Removal of Metallization 
It is occasionally necessary to remove metallization from the surface 
of a bar to observe defects which exist beneath the metallization. The materials to be 
used for this task depend upon the type of metallization existing on the bar. In the case 
of aluminum metallization, hydrochloric acid will remove the aluminum and leave a clean 
oxide surface. For a multilayer metallization such as gold molybdenum, aqua regia is 
required. Aqua regia is made by mixing three parts of hydrochloric acid to one part 
of nitric acid. A water wash should be used after any of the metallization removal 
techniques to clear away the residual acid . 
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CAUTION 
Acid fumes are harmful when inhaled. Some method 
of exhausting the fumes. such as a fume hood. should 
be used when working with acids. 
Microsectioning is frequently necessary in order to determine the 
condition that caused failure. This is fully described in Section V of this volume. 
Occasionally. determination of the chemical content of certain foreign materials is 
required. The chemical analysis techniques used for this purpose are described in 
succeeding paragraphs. 
3. Digital Circuits 
a. General 
The electrical evaluation which follows after the device has been 
opened and visually examined may be divided into two categories: verification of 
observed defects, and determination of nonobserved defects. 
b. Verification of Visually Observed Defects 
When seeking to verify visually observed defects. the analyst is con-
cerned primarily with determining that an observed visual defect did or did not contri-
bute to device failure. For example. a visual indication that a "no output symptom" 
was caused by a scored evaporated lead pattern may be verified by probing the lead 
continuity at the location of the score or scratch. A suspected junction defect may be 
verified by probing to determine the junction characteristics. It is usually necessary 
to isolate the component from the remainder of the circuit in order to accomplish this. 
Isolation of components requires opening of the evaporated leads which interconnect 
the components on the die. 
Verification of visual defects is an important part of the electrical 
evaluation of a device. All visual defects should be investigated; however, the pre-
sence of a visual defect does not necessarily mean that portion of the circuit does not 
function properly or that the visual defect would cause failure at a future date. The 
effectiveness of visual screening for reliability improvement is a much discussed topic 
among reliability engineers. The information that a particular defect was observed but 
did not contribute to failure is often as worthwhile as the defect which did cause failure. 
c. Locating Defects not Visually Observable 
To identify visually nonobservable defects is usually much more dif-
ficult than verification of visual defects in that the defective area or component must 
first be located. Parameter evaluation is often quite helpful in locating the defective 
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area, since the parameters are designed to insure that each portion of the circuit per-
forms the proper function. The parameters, however, do not always provide enough 
I information to enable the analyst to locate the defective area. When this is the case, 
electrical probing of the device while it is under failure conditions is useful. 
d. Typical Examples of Evaluation Problems 
(1). An Open Circuit. An open circuit is a typical evaluation prob-
lem. One such example is the case of the TTL gate which exhibited the failure symp-
tom that "the output does not go 'high' when a 'low' voltage is applied at any of the four 
inputs." The schematic diagram for a TTL gate is shown in Figure 3-82. This voltage 
values illustrated in Figure 3-82 are those which should typically be' expected from the 
device if the inputs are grounded and the output is supplying 400 p.A of current. Elec-
trical probing revealed that the voltage was actually as shown in Figure 3-83. 
Examination of the voltages indicated that an open existed in the 
base circuitry of the "high" side of the output transistor. Further probing, as shown 
in Figure 3-84" revealed an open circuit which was not observable by visual examinations. 
Absolute verification of the open evaporated lead was obtained by bridging across the 
open circuit and observing that the device performed satisfactorily. The desirability 
of the bridging, or patching, technique may be judged by the fact that not only was the 
open circuit verified, but satisfactory operation proved that this was the only cause of 
failure for the device. 
(2). A Degraded Component. Defects such as degraded compo-
nents are usually nonobservable defects, visually. The characteristics shown in Fig-
ure 3-85 would be exhibited by a RCTL gate if the device were functioning properly. A 
defective device might exhibit the characteristics shown in Figure 3-86. 
Analysis of the circuit of Figure 3-86 indicates that the Q-output 
transistor is not saturated. The gain of a transistor is, by definition, the collector 
current divided by the base current, at a given Vcc potential. A circuit analysis of 
Figure 3-85 reveals that th~ gain of the o_utput transistor must be high enough to sink 
I the current which flows through the 5- kQ resistor, with the base drive supplied through 
the 20-kQ input resistors. The required gain is calculated in the following manner: 
(3) 
where 
hFE = static value of the forward current transfer ratio (common emitter) 
IC collector current (dc) 
IB base current (dc) 
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Figure 3-83. Actual Voltage Values of Defective TTL Gate 
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Figure 3-85. Expected Voltage Values of Good RCTL Gate 
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Figure 3-86. Actual Voltage Values of Defective RCTL Gate 
V CC collector supply voltage (dc) 
V CE collector-to-emitter voltage (dc) 
RL = load resistor 
R. = base resistor 
In 
V. input voltage 
In 
V BE base-to-emitter voltage (dc) 
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(4) 
therefore, 
6.0 - 0.2 
5k 
2.0-0.5 
20k 
= 15.5 
Thus, a gain of 15.5 is required for the Q transistor to saturate. 
Isolation of the Q-output transistor will provide the information 
required concerning the transistor. Lead isolation is perfprmed by opening the eva-
porated lead pattern, as shown in Figure 3-87. A gain of less than 15.5 would verify the 
cause of the unsaturated transistor. With the defective component located and isolated, 
failure analysis may then be continued to determine the cause for low transistor gain. 
(3). A Shunted Circuit. Examples of an open circuit and a degraded 
component have demonstrated the necessity of a good electrical evaluation after opening 
the device. A third example, a shunted circuit, is typified in the case of a DTL gate 
with a slow fall-time on the output. Typical voltage nodes with the gate in the "on" 
condition are shown in Figure 3-88. The actual existent condition shown in Figure 3-89 
indicated that the anode to the inputs was being" clamped" by a shunt path, which 
caused the output to fall slowly. 
The lead pattern common to the anodes of the input diodes was 
isolated, as shown in Figure 3-90. Upon probing the isolated lead segment, it was 
revealed that a shunt path of 3kQ existed between the lead and substrate (ground). This 
shunt path was starving the base drive of the output transistor, resulting in a condition 
of minimum saturation. Minimum saturation of the output caused slow fall time at the 
output. Further lead isolation, and subsequent removal of all leads, revealed an oxide 
defect beneath the evaporated lead at a point where that lead crossed over the substrate 
material. 
Electrical evaluation after the device has been opened should be 
carefully performed and correlated to the failure symptoms of the device. A careful 
evaluation will invariably locate and isolate the defective region, and will ultimately 
lead to successful failure analysis of the device. 
4. Linear Circuits 
a. General 
This part of Section IV presents a discussion of the electrical evalu-
ation of linear circuits. The term "linear" is used here to mean the straight-line 
relationship of a microcircuit's input to its output over the useful range of the device. 
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Because of this relationship, most linear circuits are used as amplifiers. (For a dis-
cussion of the theory of operation of certain types of linear circuits, refer to Volume 1 
of this Handbook.) 
b. Direct-Current and Alternating-Current Circuit Analysis 
(1) . Direct-Current Circuit Analysis. Direct-current circuit 
analysis will be presented here, and the subject circuit will be the differential ampli-
fier. The schematic for this circuit is shown in Figure 3-91. 
13 
o V 
2 KQ 
PIN 6 
R, 
100 Q 
100 n 
PIN 7 2 KQ 
R2 
8 
-5.3 V 
-6.0 V 
NOTE: 03 AND 04 ARE OUTBOARD 
-12 V 
2 
4 SUBSTRATE 
SC08214 
Figure 3-91. Differential Amplifier Circuit (SN350, Texas Instruments) 
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First the dc bias values must be obtained. The specification 
for the use of the device provides the starting point. In Figure 3-91, pin 4 (substrate) 
is biased at -12 V, pin 11 at +6 V, and pin 2 is at ground. Pin 6 and pin 7 are con-
nected to ground through a biasing resistor which provides base current for transistors 
Ql and Q2' To begin the analysis, consider the divider between pin 2 and pin 4. For 
the moment, assume that Q5 is disconnected; then, the voltage at the point between 
(CR)2 and (CR)l is -6 V , with 600 J.1.A of current flowing. Assuming that the dc beta 
(i3dd of QS is 50 , the reflected load of the 1-kQ emitter resistance, R5 , is 50 kQ. The 
impedance of the Q5 emitter-base circuit is high enough, compared to the diode-resis-
tor branch , that the effect on the voltage distribution is negligible for the purposes of 
this discussion. The voltage at the emitter of Q5 is, therefore, about -6 V. If it 
were more negative, more current (amplified by 50 times) would flow in the base. If 
the voltage were much more positive, Q5 would become" cut off," allowing no current 
to flow in the amplifier. Thus, transistor Q5 forms a constant-current source, with 
the current through the 1-kQ resistor being 6 V / 1 kQ or 6 mA. 
For good class A operation, the dc voltage at the outputs 
(pins 13 and 8) must be equal and zero. This means that 3 rnA/ side must flow through 
each 2-kQ resistor. Let us assume that the betas (dc) of Q3 and Q4 are each measured 
at 100. The current flowing in the base of Q3 and Q4 is 3 mA/ lOO or 30 J.1.A. This 
means that 60 J.1.A must be supplied by Q5' In order for 30 J.1.A to flow in the collectors 
of both Ql and Q2' current must exist in both base circuits (pins 6 and 7). If the betas 
of transistors Q1 and Q2 are 50, the base current will be 30 J.1.A / 50 or 0.6 J.1.A. This 
will cause a voltage of near zero at pin 6 and pin 7. Here again, if Ql and Q2 were 
to draw more emitter current, the voltage at the emitter of Q5 would cause Q5 to go 
toward cut-off, thereby decreasing the currents. Usually, R5 resistor is constructed 
with " taps" to permit resistance selection such that the balanced outputs of pins 13 and 
8 are near zero. Normally, a balancing circuit is connected to pin 6 and 7 for the pur-
pose of adjusting the dc bias. The object is to cause output voltages of equal value 
that are very near zero volts. In this discussion, it has been assumed that the circuit 
is composed of ideally matched elements such that the balancing circuit is not nec-
essary . 
The voltage at the common emitters of Ql and Q2 is about one 
diode-drop negative from ground (-0.7 V). The voltage at the bases of Q3 and Q4 is 
one diode-drop from +6 V (+5.3 volts). This completes the dc analysis. All the cur-
rents and voltages are known. This information will allow analysis of any dc failure 
such as would be evidenced by variations in dc off-set voltages and currents. 
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(2). Alternating-Current Circuit Analysis 
(a) . Transistor Operation. In order to analyze ac failures 
(input impedance, gains, etc.), one must understand the ac characteristics of the cir-
cuit. Basic transistor operation will be discussed first, and thereafter ac circuit 
analysis. 
If a transistor's base-emitter junction is back-biased, no 
current will flow in the collector. The same is true if the base is open circuited. For 
this case, the transistor is considered to be operating in region I of Figure 3-92 and is 
said to be "cut-off." .!/ If the emitter-base junction is forward-biased and the collector-
base junction is reverse biased, the transistor operation is in region II, the amplifi-
cation region. This is the region of highest power dissipation. If the base drive (the 
base current) is increased, the voltage across the collector-emitter junction will 
decrease, due to the voltage drop across RL , until the voltage level equal to V ce 
saturation has been reached. Additional base drive will cause both junctions to be 
forward-biased, with operation occurring in region III, where the transistor is said 
to be saturated "on." This discussion of linear circuits will be concerned mainly with 
transistor operation in region II. When a transistor is biased in region II, an ac equiv-
alent circuit may be drawn as in Figure 3-93, which is one of the most common circuits 
used. For most of the analysis, this low-frequency circuit will suffice. 
6 Ie 
--. 
18 
5 
4 R LOAD 
U 3 
2 
o 
o 
o v 
seo8215 
Figure 3-92. Transistor Operating Regions 
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Figure 3-93. Transistor Low-Frequency Equivalent Circuit 
(b) . Measurement of Alternating-Current Parameters 
CD. General. Probably, the best way to measure the 
ac parameters is to build a dc bias network and an ac bridge circuit. However, such a 
project is more sophisticated than is required for failure analysis purposes. This 
discussion is limited to the use of a standard transistor curve tracer. For best results, 
the parameters discussed here should be measured at the normal circuit operating 
levels. 
(.?J. Dynamic Emitter Resistance. 
resistance, r e , is defined as: 
where 
I 
B 
veb emitter-to-base voltage (instantaneous) 
i emitter current (instantaneous) 
e 
IB = base current (dc) 
Dynamic emitter 
( 5) 
The actual values of AVeb and Doie may be read directly from the curve-tracer screen, 
as shown in Figure 3-94. For a Doveb of 0.01 V, Doi
e 
is 13 J1A; therefore: 
r = e 
0.01 V 
13x10-6 A 
= 770 n 
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Figure 3-94. Curve Tracer Display for re Determination 
The transistor's emitter, base and collector are connected to the corresponding curve 
tracer terminals either by probing or direct pin connection, whichever is appropriate. 
The curve-tracer' s vertical display is set to "collector current," and the horizontal 
display to "base voltage." The base drive should be set so that ten equal step-adjust-
ments in the base current will result in currents near the normal operating point. 
The base step polarity depends on the type of transistor under test. 
A reasonably accurate method of calculating re is 
available as a substitute for the preceding method. The emitter resistance can be 
thought of as being made up of two parts: 
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The value of rpN is given by~/ 
r 
PN 
• The contact and bulk resistance of the 
emitter. 
• The PN junction resistance, rpN' which is 
a function of the collector current, Ie. 
(6) 
I where 
I 
and 
where 
I e collector current (dc) at saturation 
o = KT q 
= 0.026Vat300oe 
K = Boltzman's constant 
T = temperature degrees Kelvin 
q = charge on electron 
(7) 
For low-bias transistors, r e is equal to r pN . This 
is true at room temperature (2~C). Therefore, by this substitute method: 
0.026 V 
= 866 g 
(~). Dynamic Base Resistance. The dynamic base 
resistance, ~, is given by: 
(8) 
where 
ib = base current (instantaneous) 
IE = emitter current (dc) at saturation 
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The two instantaneous values, 6.veb and ~ ib , may be read directly from the curve-tracer 
screen, as shown in Figure 3~-95. For a ~ib of 20 /-LA, 6.veb is 20 mY. Therefore: 
r = 
b 
20 x 10-3 V 
20 x 10-6 A 
= 1000 ~ 
For the measurement of 6. veb and 6. ib , the emitter of the transistor should be connected 
to the curve tracer's base terminal in order to supply a constant emitter current. The 
transistor base is connected to the curve tracer's emitter terminal. For both measure-
ments, the collector should remain connected to the corresponding CT terminal. 
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Figure 3-95. Curve Tracer Display for rb Determination 
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NOTE 
The base step polarity must be reversed from the 
polarity normally used. The base drive is really 
the emitter current and should be set near the 
operating point. 
The vertical display and horizontal display remain on "collector current" and "base 
voltage," respectively. 
(4) . Current Gain. Current gain, {3 ac' is defined as: 
where 
i 
c 
(3 = 
ac 
collector current (instantaneous) 
base current (instantaneous); one base-step of base-driving 
current from curve tracer 
(9) 
The two instantaneous values1< I:::.. ic and I:::..ib , may be read directly from the curve 
tracer, as shown in Figure 3-96. Subst~tuting the observed values into Equation (9). 
f3 ac is: 
f3
ac 
= 
95x10-6 A 
10-6 A 
= 95 
To obtain the observed values of .D.ic and .D.ib , the transistor's emitter, base and col-
lector are connected to the corresponding curve-tracer terminals. The vertical and 
horizontal displays are on "collector current" and "collector voltage," respectively. 
(5) . Dynamic Collector Resistance. The dynamic col-
lector resistance, r c' is given by: 
.D.v 
ce 
r = 
c .D.i 
c 
{3 (10) 
ac 
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Figure 3-96. Curve Tracer Display for {3 and rc Determination 
v collector-to-emitier voltage (instantaneous) 
ce 
The values for t::..v ce and !::..i
c 
are read directly from the curve tracer, as shown in 
Figure 3-96. Thepreceding computation of {3 was equal to 95. Therefore, in this 
example the value of the dynamic collector resistance is: 
l ___ _ 
r 
c 
0.6 V +6 
. 95 = 11.4 x 10 Q 
5x10-6 A 
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(3) . Measurement of Resistance. Resistance is measured by con-
necting one side of the resistor to the tracer collector terminal, and the other side of 
the resistor to the emitter terminal (ground). Care must be taken in all such measure-
ments to exclude parallel elements or parasitic elements. The value of "R" is: 
R= 
D.v 
ce 
D.i 
c 
(11) 
It is recommended that measurements be made by using a value of voltage that is as 
near as practical to normal operating voltage. This will be an aid in determining if a 
resistor is nonlinear. Sometimes, resistor nonlinearity will cause a monolithic micro-
circuit to fail. 
It may not be possible to make measurements at the prevailing 
current bias without opening contacts. Care should be taken not to open any contacts 
until the analyst is reasonably certain of the failure mode, since in some cases, this 
will destroy the unit as far as operation (further electrical analysis) is concerned. 
, 
(4) . Mathematical Analysis 
(a) . General. Now that the values for the transistors and 
resistors are known, one may proceed to mathematically analyze the circuits. A 
transistor may be connected in three basic connections: common base , common 
emitter, and common collector, as shown in Figure 3-97(a), (b) and (c). These will be 
discussed briefly. 
(b) . Common Base. A common-base-connected circuit is 
shown in Figure B-97(a). This configuration has a low input impedance, a high-voltage 
gain, about unity current gain and a high output impedance. 
where 
The derived equations are: 
Z. 
In 
r + r 
e b 
rb 
Z. ~ r + -{3- ~ r 
m e e 
Z. input impedance 
In 
r 
c R + 
L f3 
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where 
where 
COMMON BASE B. COMMON EMITTER 
C. COMMON COLLECTOR 
Figure 3-97. Basic Transistor Connections 
-r + r + R 
c e g 
Z = r + r 
out c b R + r + rb g e 
Z rc (1 - rb 
+ rb) R;j out R + r g e 
Z = output impedance 
out 
R = generator impedance 
g 
r + a r 
A b c i RL + r + r c b 
A 
i 
R;j (t 
A 
i 
current gain 
{3 - 1 
a= {3 
A 
RL (rb + r c) 
= ~c) + re(RL v rb(RL + 
A 
RL 
~ 
v r 
e 
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(13) 
(14) 
(1 5) 
(16) 
where 
A voltage gain 
v 
It should be noted that the term "a" was not used in most of the equations, since its 
deletion introduces no more than a five percent error. The common-base configuration 
is not commonly used. 
(c) . Common Emitter. The common -emi tter connection has 
a medium input impedance and a medium output impedance. The circuit is shown in 
Figure 3-97 (b). Due to the fact that the load impedance should match the output imped-
ance, this configuration will have a medium-to-high voltage gain. The current gain 
also is mediUlll-to-high. The derived equations are: 
Z. rb + 
r e (RL + rc) (17) 
III r 
R + c - + r L f3 e 
f3 r r 
e c 
Z. ~ rb + f3 r + III r 
e c 
r re(Rg + rb + rc) 
Z 
c (18) = - + 
out f3 R + r + r g b e 
r r r 
Z c 
e c 
~ - + 
out f3 R + rb + r g e 
r r 
A. c e (19) = 
1 r 
R + 
c 
r + -L e f3 
A ~ f3 i 
A 
-RL(rC - re) 
(20) 
v 
rc) + rb (RL + r re) r (R c + - + e L f3 
A 
RL 
~ 
v r 
e 3-IV-47 
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In the preceding equations, (17) through (20), the term fIr e" contains any "feedback" 
resistance in the emitter circuit. Of the three common connections, this circuit is the 
most versatile arrangement and is most commonly used. 
(d) . Common Collector. The common collector or emitter 
follower circuit (Figure 3-97 "c") has no phase inversions, has a high current gain, a 
voltage gain of near unity, a high input impedance and a low output impedance. The 
equations to be used in the analysis of this circuit are: 
z. + 
rc(RL + re) 
(21) = rb In r 
c 
R + r + T L e 
~ rb + ~(RL + re) 
r 
Z + 
-;- (Rg + rb) 
r 
out e R + r + r g b c 
(22) 
R + r g b 
~r + ~ e 
r 
A 
c 
= i r 
(23) 
c 
R + r + -L e f3 
~f3 
rc RL 
A 
v 
rb(RL + ~c) + + r rc(RL + re) e 
(24) 
RL 
"'=:l ~ 1 
rb 
+ R f3 L 
This circuit is useful as an output stage for a preampli-
fier, for the condition where long cables are to be connected. A two-transistor con-
nection in which the common collector and the emitter of the first transistor feed the 
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base of the second transistor is known as a Darlington pair, which has a combined {3 
of {31 . (32' This allows an extremely high input impedance for a very low output impe-
dance load. 
The preceding equations were derived from the matrix 
equation for a three-port device. Care should be taken to insure that the given equations 
are altered correctly for a given circuit containing feedback elements. 
(5) . An Example of Alternating-Current Circuit Analysis. For this 
example of how to identify the cause of failure of an ac circuit, the circuit shown in 
Figure 3-98 will be used to demonstrate the procedures of ac analysis. (For simplifi-
cation, transistor Q4' similar to Q3 and shown in Figure 3-91. is not shown in Figure 3-98. 
With a signal applied to transistor Q1' the stage containing 
transistor Q2 will be operated as a common-base connection. Examination of the 
equation for the input impedance of a common-base connection, Equation (12), will show 
that Zin is nearly equal to the dynamic emitter resistance, re' Further along in this 
analysis it will be shown that the load resistance, RL, for Q1 and Q2 is about 1 kQ. For 
the condition of a low current level, the r e of Q2 is about 866 Q (this resistance can be 
measured by the procedure described earlier). The Zin of Q1 can be computed by 
using Equation (17). In this example, r e is equal to r e Q1 + Z in Q2' or almost 2 r e 
(matched Q1 and Q2)' Since r c is much larger than {3 re (re is about 15 MQ), Zin Q1 = 
rb + {3R ~{3R ,but R = 2 r Q1' Therefore, Z. Q = 2 f3 re Q1 = 2 ·50,866 = e e e e 111 '1 
86.6 kQ, With no load on the output, RL is just 2 kQ for Q3' Since this circuit is also 
a common-emitter connection, Z. Q3 = f3 r Q3 per stage, at a collector current of In e 
3 mAo The value of r e , 10 Q, is expected to be lower for Q3 than for Q1 , Therefore, 
Zin Q3 = f3 Q3 = 100 ' 10 = 1. 0 kQ. (The Q4 portion of the circuit shown in Figure 3-91 
may be analyzed in the same manner as has been presented here for Q3 shown in 
Figure 3-98. 
At this point, the loading effect of Q5 may be questioned, Tran-
sistor Q5 is shown in Figure 3-98 as a common-emitter connection. with no signal (matched 
operation) on either the base or the emitter. For the common-emitter connection, 
Z 
out 
r 
c 
-+ f3 
r r 
e c 
R + r + r g b e 
(18) 
In this example, Zout is about 500 k Q, which is high enough in comparison to 866 Q 
(the ' r e of Q2) that it may be ignored. 
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Figure 3-98. Equivalent Circuit of SN350 Differential Amplifier 
Now that the input impedance has been determined, the gains 
may be calculated. Using the voltage gain equation for the common emitter connection, 
the voltage gain for the output-stage side of the circuit is: 
A ~ 
v(output) r 
e 
2kD 
= -- = 200 10 Q 
(16),(20) 
In the same way, the gain for the input stages (both common base and common emitter) 
is: 
A = 
v(input) 
RL 
2 r 
e 
1.0kD 
2 . 866 0.57 
The gain for one side of the amplifier is: 
A =A . A 
v(one side) v(ir;put) v(output) 
= 0.57 . 200 = 165,0 
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Thus the gain for both sides (and the overall gain of the unit) would be: 
A = 2 A . 
v(total) v( one sIde) 
= 2 165.0 = 330.0 
.Further analysis would include the calculation of output impe-
dance, Zout' the am0u¥t of feedback, or the more complex relationships of common 
mode operation, all of which exceed the scope of this example . 
~) . Summary. Summarizing the procedures for performing a 
failure analysis ofYa dc or an ac circuit, the circuit is first analy zed for dc bias con-
ditions. Known input and output con,·-.. 'ons and power supply voltages are converted to 
voltages and currents at each node by using Ohm's law and allocating 0.7 V for diode 
drops. After the dc bias conditions have been computed, measurements are made to 
determine the various ac parameters of the elements in the circuit, at the correct bias 
levels. These measured values are then used to calculate the ac parameters of the 
complete device. From these calculations, the important factors governing the oper-
ation of the parameter that failed can be determined. As an example of how useful the 
knowledge of an important fact about a parameter can be in a failure analysis, if the 
failed circuit is a common emitter amplifier, {3 will not affect the voltage gain of the 
stage but will affect the voltage gain of the preceding stage, through the reflected load. 
c. Visual Verification of Defects 
(1). General. Visual inspection often reveals a number of abnormal 
conditions which mayor may not cause electrical failure. It must be determined if the 
condition is causing the observed electrical problem. This discussion will present 
methods for such a determination. 
(2). Open Circuits. One of the common electrical conditions which 
occurs is an open circuit. The visual indications of an open circuit may consist of one 
of the following conditions: 
• Scratched metallization 
• Peeled metallization 
• Chemical decomposition 
• Lifted bonds 
• Broken wires 
• Open stitch bonds 
• Melted leads 
• Cracked bars. 
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The obvious method of determining if an observed open condition is causing the electri-
cal parameter to be bad is to use a probe to close the open or patch it with conductive 
epoxy. 
Sometimes, damage is observed, but it is not visually obvious 
that an electrical open exists. This commonly occurs with scratches, cracked bars 
and chemical decomposition. A curve-tracer continuity test is recommended for such 
cases. 
Melted leads are occasionally encountered. The analyst is 
expected to determine why melting occurred. To test the possibility of a device defect, 
the open or opens are closed by probing or patching while parameter testing is per-
formed. Additional melting indicates a device defect. Proper operation tends to indi-
cate electrical overstress. Linear circuits sometimes contain intentional melting. 
Factory adjustment of resistance is accomplished in this manner to obtain optimum 
operational characteristics. 
In summary: it should not be assumed that an open condition 
has caused a particular parameter to fail, since the portion of the circuit in which the 
open occurs may not be used for that particular parameter. Electrical testing is 
required for positive determination. 
(3). Shorted Circuits. Another common electrical condition is a 
short. This may result from smeared metallization that has caused shorting of two 
adjacent leads. It can result from a misplaced ball bond that is shorting two leads. 
The edge of the bar normally does not contain an oxide layer; therefore, a bond placed 
near the edge can come in contact with the bare silicon, causing one or more circuits 
to short to substrate. An oxide defect may allow metallization to short to underlying 
silicon material. Foreign material or incompletely removed metallization may cause 
shorts between adjacent leads. Sagging wires may short the circuit to the edge of the 
bar or to adjacent wires. Flash-across shorts frequently cause a shorted condition to 
exist across a junction, possibly the emitter-collector junction. A bar improperly 
placed in the package may be contacting one of the external pins, thus causing a short. 
A curve-tracer test to determine if the shorted condition exists 
is the best method of attack. Assuming that the short does exist, a photograph should 
be taken to record the actual condition, and if possible, the short should be removed 
so that a remeasurement of the parameter can be made. A normal parameter reading 
after the short has been removed indicates that the short was the actual cause of fail-
ure. If it is not feasible to remove the short from the circuit, the analyst may resort 
to circuit analysis to determine if the short could cause the particular parameter to be 
out of specification. 
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In other words, the visual appearance of a short may be verified 
electrically by: 
• Curve-tracer measurement 
• Removal of the short and parameter remeasurement 
• Circuit analysis. 
(4) . Breakdown Voltage. A number of visual defects can cause an 
electrical condition known as low- breakdown voltage. Those visual conditions which 
can be associated with this electrical condition are cracked bars, masking defects, 
mask misalignment problems, oxide defects and metallization-silicon eutectic forma-
tion. To determine if the defect is causing failure, the analyst must determine three 
things: 
• What is normal breakdown voltage? 
• What is the maximum voltage which will occur at 
that point during normal circuit operation? 
• What is the actual breakdown voltage at the defect 
in question? 
The normal breakdown voltage may be determined by curve-
tracer tests on a "good" microcircuit or a "good" portion of the microcircuit under 
test. The voltage during normal circuit operation must be determined from an analy-
sis of the circuit operation. The actual breakdown voltage can be obtained from a 
curve-tracer measurement of the area in question. If the actual breakdown voltage is 
lower than both the normal value and the value occurring during circuit operation, then 
it is reasonable to assume that it is detrimental to circuit operation. An analysis of 
the particular parameter which has failed will indicate whether or not it was caused 
by the low breakdown . 
d. Determining Nonobserved Defects 
(1). General. The first objective in determining the location of 
nonobserved defects is to find the area or circuit in which the defect is located. One 
method of accomplishing this objective is to compare electrical characteristics of the 
defective device with known normal electrical characteristics. The normal electrical 
data may be obtained by either a mathematical analysis or probing of a good device. 
Defective device characteristics are best obtained by probing while the device is 
connected for failed parameter testing. The defective area or circuit is likely to exist 
where the electrical characteristics depart from the normal operating range. In some 
cases, such as an opening in the oxide under an evaporated lead, this defect is also 
visible. Sometimes, as with high or low betas, it is not visible. The defect, when 
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necessary, is isolated by opening leads to the element in question. The curve tracer 
or electrometer is useful to determine the exact location of the defect. It may be 
advantageous to substitute exterior elements (resistors, etc.) by "probing" the ele-
ments into the circuit. The operation of the circuit can then be checked and the failed 
element verified as the cause of failure. 
(2) . Direct-Current Circuit- Failure Analysis 
(a). General. Abnormally high power-supply currents are 
occasionally encountered. Several things which may affect the amount of power-supply 
current are exceedingly low beta, low resistance values, or leakage paths. In the case 
of low beta, more base drive will be needed to maintain the collector current needed 
for operation. If this is the case for an interior or output stage, the currents must be 
supplied through a preceeding stage, and hence, from a power supply. A more common 
cause of excessive power-supply current is due to reduced resistance values, since 
many units are designed such that output voltage levels are maintained regardless of 
the resistance values. Leakage paths may be caused by oxide defects, inversions, or 
improper diffusions which allow direct power-supply current to substrate or ground. 
A number of problems are occasionally encountered which 
pertain to the input and output dc offset voltages. This can manifest itself in a failure 
of the unit to balance properly, to have out-of-specification values of either the par-
ameter called differential input voltage offset (DIVO) or the output parameter called 
common mode output voltage offset (CMOVO) or both. The inability to balance (output 
voltages cannot be adjusted to be equal to each other) can be caused by low, high or 
mismatched betas, or by excess leakages caused by oxide defects, etc. Insufficient 
resistance values can also cause these problems. 
(b) . An Example of Direct-Current Circuit- Failure Analysis. 
An example of dc circuit-failure analysis will be illustrated by describing the methods 
that were used to successfully analyze and identify the condition which caused a differ-
ential amplifier to operate in an abnormal manner. The amplifier's schematic is shown 
in Figure 3-99. The failed parameters were: 
• Higher than normal power-supply currents at 
pins 4 and 11 . 
• Output pins 8 and 13: offset voltage higher than its 
normal value of 330m V, and positive. This par-
ameter, common mode output voltage offset 
(CMOVO), is measured when the outputs are equal 
(balanced condition). 
• Other dc and ac parameters were abnormal but were 
not significantly useful for this analysis. 
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Figure 3-99. Actual Voltage Values of Defective SN350 Differential Amplifier 
In order to find the failure-causing condition, voltage and 
resistance tests were made. The emitter voltage of transistor Q5 is a very important 
test point; it measured normal at approximately -6.0 V. This indicated that Q5 and 
the bias network attached to the Q5 base were good. However, it also indicated that 
the voltage drop across resistors Rl and R2 , in Figure 3-99, was greater than 6.3 V, 
an above normal value. The analyst concluded from this information that either ~ 
and R2 were high in value or R5 was low. A curve-tracer test of the resistances 
quickly revealed that R5 was low. 
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Next, R5 was investigated to determine, if possible, why 
it measured 800 g instead of 1 kg. Isolation of R5 from the remainder of the circuit, 
by opening the metallization at both ends, was required. With R5 isolated, it now 
equaled 1000 ohms, its normal value. Measurement between R5 and substrate (pin 4) 
revealed a resistive connection where none should exist. A planar metallurgical 
(horizontal) section, followed by staining, revealed a resistive path through, and due 
to, an improper diffusion between resistor R5 and substrate. An illustration showing 
a typical example of this type of defect will be presented later. 
The probable manner in which certain of the device's 
parameters failed is relatively simple to describe. The emitter of transistor Q5 is 
normally locked at -6 V by its bias circuit. If R5 is reduced in value, more current 
is required to maintain the 6-V drop across R5 . Part of this increased current will 
exist in Q5' which, obviously, is turned "on" harder. The increased current of Q5 
proceeds through QI and Q2' requiring additional base drive through input pins 6 and 7. 
The base currents of transistors Q3 and Q4 are increased as a result, causing both to 
turn" on" more. Thus the collector resistors of Q3 and Q4 must carry more current 
and drop more voltage, which causes CMOVO to increase in the positive direction. 
Power supply currents must also increase. 
(3). Alternating-Current Circuit-Failure Analysis 
(a) . General. A determin~tion of the conditions causing ac 
parameter failures is more difficult than was the case with dc. Small capacitance or 
resistance problems which do not affect dc parameters may affect ac parameters. A 
discussion of the conditions causing ac parameter failures will be presented here. 
(b) . Alternating-Current Parameter Failures 
(1) . Gain. The gains of series stages multiply. If 
the gains are as shown in Figure 3-100, then the overall gain will be 
where 
A 
v 
A 
vI 
A 
v2 
A voltage gain of first stage 
vI 
AV2 = voltage gain of second stage 
(27) 
In a differential amplifier such as that of Figure 3-91 
which is simplified in Figure 3-101, the gains of the two parallel paths add as follows: 
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Figure 3-100. Gains of Series Stages Multiply (A
v1 . Av2) 
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Figure 3-101. Simplified Form of SN350 Differential Amplifier Circuit 
A 
v 
output 
==A ·A +A .A 
input vI v2 v3 v4 
(28) 
Understandably, the cause of low gain is a low gain 
in one or more of the stages. The direct cause of loss of gain will not be {3, as a rule, 
since the gain is: 
(16), (20) 
If the value of r e on a grounded base or emitter is large (usually accompanied by a 
low (3), the gain of that stage will be low. The RL for the preceeding stage is f3 (re) 
for the stage in question, and unless the increase in r e offsets a low f3, the gain will 
be low. Of course, oxide defects allow extra loading, and improper load resistors 
will also affect the gains. 
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(~ . Input-Output Impedance. Both input and output 
impedance are functions of a transistor's parameters. For the input case, the input 
impedance is a function of r e' and the following conditions will apply: 
• 
• 
• 
Collector resistance may enter the picture 
if extremely high. 
Low values of f3 or r e will cause low input 
impedance. 
The base resistance is a series function. 
The output impedance is also a function of the tran-
sistor parameters but is affected by Rg , the generator resistance. Therefore, a check 
of the preceeding stage's output impedance is important. Remember that the equations 
assume that the output does not include any biasing load resistors. Here again, pinholes 
and off-value resistors can affect the impedances. 
(l). Frequency Response. A failure in frequency 
response is difficult to analyze. Usually the failure is due to thin oxide which allows 
the lead pattern to be excessively coupled to the underlying elements. Other defects, 
such as elements being coupled together due to mask misalignments or diffusion 
errors may cause the frequency to roll-off too soon. Excessive phase shift due to the 
capacitance of transistors or other elements may cause thi s problem. The value of 
the voltage gain-bandwidth product may be useful in analyzing frequency response. 
The gain-bandwidth product for a linear unit should be essentially constant. If some 
element should change its characteristics, thereby causing a gain increase, the band-
width will decrease. 
(i) . Common Mode Rejection Ratios. The common 
mode rejection ratio is the ratio of the normal differential amplifier gain to that with 
equal inputs. With normal differential operation, the feedback (emitter) resistance is 
small (ranging from a few ohms to several thousand ohms) and determines the gain of 
the amplifier. For the common-mode operation, the value of this feedback resistance 
is much higher (in the megohms for the example given). This will cause a smaller 
gain, probably less than one . If the value of the input signals to the units are not equal 
due to poor lead contacts, or if the equivalent common-emitter resistance is low, the 
common-mode gain will be high. 
(~ . Output Distortions. Clipping is the cause of most 
output distortions, due to nonlinearity of the circuit over large signal swings. Usually 
the cause of failure is an improper load line (due to high- or low- load reSistance) or a 
shift in the bias point due to a change in either the base drive or value of beta. 
Another cause could be exces;ive V ce saturation voltage . This usually will show up 
as a dc-offset voltage problem. 
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Output distortion or anyone of the other four previously mentioned parameters may 
also fail due to a temperature-voltage inversion, which is discussed later. 
(.§). Surface-Recombination Effect on Transistor Gain . 
Transistor gain values are drastically affected by changes in surface recombination 
characteristics. Evaluation is possible by "low-level" forward current measure-
ments. 4, 5/ The "low-level" forward current of a P - N junction may be expressed by: 
where 
I 
qV 
A f
mKT 
A = constant 
f := exponential 
m slope of the "low- level" forward current V-I characteristic 
plotted logarithmically 
V := applied base - emitter voltage 
q charge on electron 
K Boltzman's constant 
\ 
T :=' temperature degrees Kelvin 
(29) 
The V-I characteristic is measured and plotted in the ranges of O. 25 V to 0.60 V and 
10-11 A to 10-6 A, for both the emitter- base and collector-base junctions. 
The mechanism of conduction is determined by m, 
the slope of the V-I line, in accordance with the following values: 
Range of "m" values Condition 
0.5$;m<1.5 Normal 
High surface recombination exists 
ElectFon channeling is present 
An "m" value above 1 . 5 will be found in conjunction with lower than normal gain, if the 
degradation is due to surface recombination changes. 
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5. Examples of Electrical Problems 
a. General 
The remainder of this discussion on evaluating the device after its 
package has been opened, describes certain conditions which are frequently observed 
and discovered by means of an electrical evaluation of the monolithic microcircuit. 
Many of the conditions are shown in photographs in which the problem area has been 
indicated. The electrical effects which are normally observed with these conditions, 
methods of discovering the conditions and the causes of the conditions are discussed. 
b. Oxide in Windows 
Silicon dioxide sometimes is found in areas intended as low resistance 
contacts between metallization and silicon material. This condition is known as oxide 
in windows and is illustrated in color by Figure 3-102. The large rectangular area 
labeled 11 No . 1" in Figure 3-103 is partially covered with a blue-appearing oxide layer. 
The four smaller areas surrounding area "No. 111 have varying shades of blue, indi-
cating varying thicknesses of oxide. The element used in this example is the clock 
capacitor for a flip-flop circuit. 
~------------------------~--~\--
Figure 3-102. Oxide in Windows 
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Figure 3-103. Location of Oxide in Window Shown in Previous Figure 
The oxide in the windows prevents good electrical connection between 
the metallization and the silicon of the bar components. Electrical effects of this are 
an "open" or high resistance in the circuit invo lved . Methods of discovering this type 
of condition are curve-tracer tests of the particular circuit where a malfunction or 
abnormal parameter reading has been obtained . The curve-tracer tests may reveal 
the high resistance or "open" condition. Sometimes, a corner or portion of the window 
will be visible before the metallization has been removed. Full evaluation requires 
the removal of the metallization from the surface of the bar. The methods of removing 
the m~tallization are discussed at the beginning of this section (Section IV-C, part 2-e). 
The cause of oxide remaining in the windows is usually insufficient 
etch at the time of window formation. The oxide requires a specific length of time to 
be etched away by the etch (normally composed partially of hydrofluoric acid). The 
oxide may be thicker on one portion of the bar than on another, thereby causing most 
of the bar to have properly formed windows, whereas the thicker oxide portion of the 
bar would have improperly formed windows . Possibly the etch may have covered one 
portion of the bar for a longer time than another portion of the bar . This condition 
normally would exist from the time of manufacture; however, if the condition were 
marginal, the electrical resistance could increase after manufacture because of oxide 
dielectric change due to a temperature or voltage variation. The electrical resistance 
sometimes can be reduced by probe pressure on the window. 
c. Open Stitch, Wedge and Ultrasonic Bonds 
Stitch and wedge bonds are those usually formed by a combination 
of heat and pressure between a heated stage and heated capillary. Ultrasonic bonds 
are formed by the application of ultrasonic energy to the metals being bonded. At the 
present time the wire used in ultrasonic bonding is usually aluminum whereas stitch 
and wedge bonds are more likely to occur on gold wire. 
Wedge and ultrasonic bonds are used on both ends of the wire connect-
ing the bar to the external terminal. The stitch bond is normally located on the external 
terminal. The stitch bond is normally located on the external terminal end only. It 
is normally formed after the ball bond by squeezing the bonding wire between the tip 
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of the bonder capillary and the external lead with sufficient pressure to form an alloy-
ing of the wire to the surface of the external lead. Refer to Figure 3- 104 for a cross 
section of an "open" stitch bond . This particular stitch bond had connected a gold 
wire to a gold plated kovar external lead. 
The electrical effects normally associated with an "open" bond of any 
kind are an "open" or intermittently "open" external pin. This can be an intermittent 
condition because of physical contact between the disconnected wire and the bonding pad 
surface . This condition may not be visible during the initial microscope inspection due 
to the very small opening which may exist. A threshold test is a method for discovering 
this condition; however, if the condition is intermittent, the threshold test that is 
usually performed prior to opening might not reveal the condition. Temperature cycling 
or vibration of the device either before or after opening the package could be expected 
to reveal the "open" stitch bond. 
The cause of an "open" bond is usually one of the following: 
• Improper bonding 
• Improper plating of the surface bonded to 
• Environmental conditions exceeding design capability of 
bond. 
Improper bonding of a bond can result from too little or too large a 
pressure by the bonding machine . Incorrect tempe rature is also a possibility . The 
surface bonded to must contain adequate and correct material for sufficient alloying 
to occur . 
d . Open Ball Bond 
The ball bond is located on the bar- end of the wires connecting the bar 
to the external terminals. It is normally formed by squeezing the end- of- wire ball be -
tween the tip of the bonder capillary and the bonding pad. When the ball and the bond pad 
are sufficiently heated, alloying of the ball to the bond pad results from squeezing the 
two together. 
An "open" ball bond that occurred because of the formation of inter-
metallic compounds in a gold- aluminum system is shown in Figure 3-105 . The "open" 
exists at the dark wavy line in the lower portion of the bond. 
An open condition in a gold- to - gold system, that resulted from 
improper bonding mnditions, is shown in Figure 3-106. Little or no alloying is visi-
ble; this indicates that insufficient temperature or pressure existed during the bonding 
process. Conceivably, a layer of contamination on the surface of the metallization 
could also prevent alloying. 
A threshold test usually indicates an "open" bond . However, the 
opens due to intermetallic compound formation frequently are intermittent and easily 
"snapped in" or closed by application of one volt or more. Great care must be used 
in analysis of such defects. 
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Figure 3-104. Open Stitch Bond 
Figure 3-105. Open Ball Bond (Go1d-to-A1uminum System) 
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e. Improper Diffusion 
The term "improper diffusion" is defined as the existence of an 
undesired diffusion at a parti cular location. 
An illustration of an undesired diffusion that connects a resistor to 
s ubstrate is shown in Figure 3-107. The undesired semicircular bulge on the periphery 
of the l arge rectangular area was formed by an incorrect opening in the oxide, which 
permitted the dopant to diffuse into the silicon . The photograph was obtained by 
removing part of the silicon dioxide with a pl anar section, then staining the silicon to 
bring out the junctions. Additional examples of improper diffusions are shown in F ig-
ure 3-10 8, illustrating two r esistors connected by an undesired diffusion, and Figure 3-109 
which illustrates an unwanted collector -to-substrate connection. 
For the case where a desired diffusion failed to occur, refer to Fig-
ure 3-110. The dark collector area has a gap which allows the base to connect to sub-
strate . This probably resulted from incomplete oxide removal prior to collector 
diffusion . 
The electrical effects of improper diffusions vary widely, depending 
on the location of the defect. Usually a resistive connection exists via the defect 
between two separate portions of the device circuit. The first step toward locating 
the affected portions i s accomplished by circuit analysis, curve-tracer tests and 
logic. Frequently a small blemish exists in the oxide above such a diffusion . This 
may provide a clue to which parts of the circuit are involved. The next step would be 
to remove a portion of the material by sectioning, and then to stain the silicon. 
It is important to differentiate between the linear resistance of an 
improper diffusion and the nonlinear trace of an inversion (described in succeeding 
paragraphs) . Improper diffusions which do not cause resistive connection between two 
circuits may cause low breakdown voltage . An example is an emitter diffusion on the 
edge of a resistor formed during base diffusion: the result is low breakdown voltage 
at the emitter diffusion, accompanied by light emission. When the breakdown is less 
than its value under normal circuit operating conditions, improper currents will occur. 
f. Oxide Defect (Pinhole) 
An oxide defect that was readily visible during initial microscopic 
examination was discussed and illustrated in a preceding paragraph. Some oxide 
defects, such as the one shown in Figure 3-111 are small and hidden under metallization. 
The defect is the small circular area with a white center. A small hole (commonly 
called a pinhole) in the oxide permitted any metallization which may have been deposited 
over it to make electrical contact with the underlying silicon. 
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Figure 3-106. Open Ball Bond (Go1d-to-Go1d System) 
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Figure 3-107. Resistor-to- Substrate Short Due to Improper Diffusion 
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Figure 3- 108. Resistor- to- Resistor Short Due to Improper Diffusion 
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Figure 3-109 . Collector- to- Substrate Short Due to Improper Diffusion 
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Figure 3-110. Base-to- Substrate Short Due to Improper Diffusion 
Figure 3- 111. Oxide Pinhole after Removal of Metallization 
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The electrical effects of an oxide defect depend upon the portions of 
the circuit which are connected together. Curve-tracer measurements of this type of 
defect usually show a linear resistive connection. Occasionally, a diode indication is 
encountered. This is thought to result from either a point-contact phenomena or an 
actual diode produced by diffusion into the pinhole area. 
g. Inversion 
"Inversion" or "channeling" failures are sometimes encountered fol-
lowing burn-in or elevated temperature tests. Transistors, and infrequently resistors, 
are found to be degraded by this type of defect. Two of the more common situations 
involving transistors are inversion of the base of an TPN, and inversion of the collector 
of a P TP. 
An NPN base inversion often has the appearance shown in Figure 3-112, 
when measuring from emitter to collector with a curve tracer. A change of polarity 
may alter the current level but not the basic shape of the curve . Emitter-base and 
collector- base breakdowns remain normal, with no leakage apparent. 
A collector inversion of a PNP transistor appears essentially the 
same as the JPN case when measuring from base to collector with a curve tracer. 
The junction must be reverse biased. The base - emitter breakdown remains normal. 
The emitter- collector characteristic appears as in Figure 3-113 . 
Inversions such as those, discussed here will disappear when the 
device is heated to 200°C for several hours. Behavior of this nature is typical of 
abnormal ionic surface states . 
Electrical effects resulting from inversions depend largely on the 
circuitry involved . An inverted transistor exhibits high-leakage currents and a lower 
than normal Voff' These abnormal transistor characteristics are readily observed if 
the transistor i s accessible at the external pins of the monolithic microcircuit. Other-
wise, probing is necessary to locate such a condition . 
More information concerning inversion phenomena may be found in 
a continuing series of volumes entitled "Physics of Failure in Electronics" issued by 
Rome Air Development Center and Battelle Memorial Institute, Volume 5 . The 
latest of the series was published in June, 1967. 
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SECTION V 
METALLURGICAL SECTIONING OF THE SEMICONDUCTOR ELEMENT 
A. GENERAL 
Metallurgical sectioning is the term used to describe the procedure for obtaining 
a cross section of a metallurgical sample. A cross section enables one to examine the 
internal physical or chemical characteristics of the sample. Generally, this is utilized 
to relate the present condition of the sample to a failure mechanism or mode . However, 
it is useful for other purposes such as determination of plating thickness, junction 
depths, or chemical composition . 
The procedural steps for sectioning are: 
• Encapsulation 
• Coarse grinding 
• Fine grinding 
• Rough and fine polishing 
• Staining, if necessary 
Encapsulation requires that the entire sample be held securely to maintain the original 
orientation of the separate parts . Any movement might prevent an effective analysis of 
the failed part. Grinding and polish ing make necessary the removal of nonessential 
parts of the sample, and the exposure of the area to be studied . Staining is sometimes 
necessary to reveal detail otherwise not viS ible, and for the removal of surface damage. 
B. ENCAPSULATION MATERIAL A TD TECHNIQUES 
1. Encapsulation Mate rial 
The encapsulating material should be selected with consideration for the 
following properties: 
• Hardness . Usually, a hard material is necessary to prevent 
excessive "rounding" at the sample-plastic interface . 
• Transparency. Transparency is desired to allow observation 
of the sectioning progress in relation to the surface geometry. 
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• Shrinkage. This should be low to prevent compressive and/ or 
tensile stresses on the sample. 
• Adhesion. A high degree of adhesion between sample and the 
encapsulant is absolutely necessary. 
• Mounting Pressure. None. Little or no pressure is desired, 
to prevent damage to delicate structures. 
• Curing Temperature . The curing temperature should be low to 
prevent damage to the sample; usually, less than 100 °C is de-
sirable. When encapsulants such as epoxy are used, the internal 
temperature of the sample will rise because of the heat generated 
by curing. This internal heat rise can be minimized by the op-
timum selection of resin-catalyst ratio, minimum encapsulant 
volume and lower curing temperatures. 
• Viscosity . The viscosity should be low to allow complete immer-
sion of the sample, i. e., no bubbles at the various epoxy- sample 
interfaces . 
2 . Encapsulation Techniques 
a . Surface Cleanliness 
After the device has been properly opened, examined and photographed, 
it is prepared for mounting . A major concern is the surface cleanliness of the device. 
All foreign mat erial must be removed from the surface of the device before encapsulation] 
otherwise, poor adhesion and poor sectioning results may be expected . All surface pro- 1 
tectants, if any, such as varnish, Silicones, etc., must be completely removed before I 
encapsulation . There are many different techniques for removing surface protectants 
and cleaning the surface of the device, but it must be remembered that whatever process I 
is used, it must result in little or no damage to the surface of the device. Unless time 
is critical, a slower cleaning procedure is usually more satisfactory. 
b. SpeCimen Holder 
The second consideration in encapsulation is the specimen holder. The 
holder must orient the device in the proper plane for sectioning, be transparent enough 
to allow observation of the sectioning progress, be large enough for the operator to 
control the various sectioning steps easily, and be compatible with the encapsulating 
material. Ordinarily, this function is best served by a cylinder of plastiC material, 
Figure 3-114 . These holder s may be made from plastic rod stock by using standard 
machining procedures or by making a simple silicone rubber mold from an original 
part and then casting additional holders from the same epoxy used for encapsulation . 
This latter procedure also results in a completely compatible system of encapsulation, 
with uniform properties throughout the sample . 
I 
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c. Epoxy Encapsulant 
Another step that must be done with precision is the measuring and 
mixing of the resin and catalyst forming the epoxy encapsulant. Since the ratio of 
catalyst to resin is critical for this application, it is recommended that a bure tte sys-
tem be employed for the accurate dispensing of both ingredients, as shown in Figure 
3-115. The catalyst-to-rewin ratio suggested by the manufacturer should be initially 
used until repeatable results with the system are obtained. If the desired properties 
are not obtained, then the ratio may be varied until these properties are generated. 
Generally, increasing the amount of catalyst in the mixture will cause the epoxy to be 
harder, will increase shrinkage, and augment the exothermic reaction during curing. 
The best mixing vessel is a polyethylene beaker of 25-to-50 ml volume. If the beakers 
are cleaned after use, they may be reused many times. It is most advantageous to 
begin gentle stirring immediately after the resin has been added to the catalyst, in 
order to minimize the formation of bubbles . Two-to-five minutes of continuous agita-
tion is sufficient to thoroughly mix the ingredients. Examination of the mixture should 
reveal a completely homogenous solution without any apparent separation of the ingred-
ients. Care should be exercised to keep the catalyst out of contact with the stock of 
resin. To keep the possibility of contamination at a minimum, it is best to use a dis-
posable stirring rod. 
d. Evacuation of Air from Surface of Device 
An important aspect of sample preparation is the evacuation of the a ir 
naturally entrapped on the surface of the device. If this is not done properly, voids will 
appear in the hardened section that will allow the sample to shatter or fracture. For 
, 
this purpose, a simple vacuum system with a roughing pump capable of evac uating a 
3-in bell jar is all that is necessary (Figure 3-116. This can best be done by placing the 
mixed epoxy solution in its container in the bell jar; then the vacuum should be gradually 
increased until full outgaSSing of the epoxy mixture is obtained . The most desirable 
means of controling the vacuum is a manually operated valve. If a full vacuum is pulled 
immediately, the mixture will boil violently and expel the contents of the beaker onto the 
interior of the bell jar . However, even slow evacuation of a 25- ml mixture of epoxy 
should not take more than a few minutes. Depending on the epoxy used, longer pumping 
times may allow initiation of the epoxy curing process, which is definitely undesirable. 
When bubbles are no longer released from the epoxy, it may be poured over the specimen 
in its holder. With the sample immersed in the evacuated, uncured epoxy in its holder, 
it is placed back into the vacuum system. The sample is then pumped until only a few 
bubbles are released. This second evacuation is absolutely necessary to remove the air 
entrapped wi thin the sample and the air taken in submerging the sample. This will in-
sure adhesion of the epoxy to the sample and its holder without an interfering film of 
air at the interfaces. Also, all of the cavities and structure will then be fully supported 
by the encapsulant. Curing of the epoxy is done by following the recommendations of the 
manufacturer. To adequately cure most epoxies, all that is needed is a small specimen 
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Figure 3-115. Burette System for Dispensing Epoxide and Catalyst 
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Figure 3-116. Vacuum System for Outgassing Epoxy Mixture 
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I oven with a good thermostatic control. Mter the encapsulant material has been thoroughly 
cured, the specimen is ready for the next operation, coarse grinding. 
C. COARSE-GRINDING EQUIPMENT AND TECHNIQUES 
The purpose of coarse grinding by means of a metallurgical- belt surfacer is solely 
to remove excess material and achieve a rough orientation on the area of interest in the 
sample. Belts are available with grit numbers of either 80, 120, 240, 320, 400 or 600. 
The relationship between grit number and median abrasive particle size (measured in 
I micrometers) is shown in Figure 3-117. Experience indicates that coarse-grinding the 
I sample is most efficiently done by the use of a metallurgical belt surfacer using 120-mesh 
grit, silicon carbide abrasive belts and water as an effluent. The sample is held firmly 
in the hand in the proper orientation for the sample in question (Figure 3-118). It is then 
placed in firm, complete contact with the moving surface. The rate of water flow should 
be sufficient to keep the belt surface free of the material being removed but not great 
enough to cause splattering over the work area. 
NOTE 
The belt should never be allowed to come into contact with 
the chip, since this will result in gouging and shattering the chip, 
which may be impossible to correct later. 
Care should be exercised to maintain the orientation of the section, otherwise "rocking" 
of the sample will result in faceting of the plane surface. Faceting will make it difficult 
for the analyst to locate and polish the area of interest. It is desirable to grind down to 
within 0.010 inch of the sample if this can be done without contacting the chip or assum-
ing some other unnecessary risk. 
D. FINE-GRINDING EQUIPMENT AND TECHNIQUES 
The purpose of fine-grinding is to remove the damaged zone produced by the 
coarse-grinding operation. (A high-torque, low-speed metallurgical fine grinder (163 
rpm / 246 rpm) is recommended for this task). However, while the damage produced by 
coarse-grinding is being removed, another layer of less extensive damage is being 
fo rmed by the finer abrasive grains of the fine-grinding cycle. The damage resulting 
from the fine-grinding operation is not as severe nor as deep as the first-layer (coarse-
grind) damage. As the fine-grinding operation continues, progressively finer abrasives 
are used. Each succeeding layer of damage is lessened until, finally, the remaining 
deformation can be removed by rough polishing. 
The record of experience in a failure analYSis laboratory has proven that silicon 
carbide abrasive papers are best for fin~-grinding. Resin-bonded material should be 
utilized because it can be used with a lubricant, flowing water, thereby preventing over-
heating of the sample and carrying away the debris resulting from fine grinding. 
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For the fine-grinding operation, the alignment of the face of the plane being ground 
is made with respect to the pertinent geometry of the specimen. If the specimen has 
been properly encapsulated, contact of the silicon wafer with the wetted paper will not 
cause severe damage to the wafer. For most devices, it is safe to grind to within 0.002 
inch of the desired location, using 320-grit silicon carbide paper. The final fine-grinding 
operation can best be done using fresh 600-grit paper. This step will remove material 
down to the very edge of the region to be examined. With running water as a lubricant, 
the sample should be held in even contact with the rotating wheel (Figure 3-119). The 
sample should be frequently examined to determine progress and maintain proper orien-
tation. Careful observation of the abrasive surface of the wheel should be maintained 
during this final (most- fine) fine-grinding operation. Even with water as a lubricant, 
the fine abrasive surface will gradually clog with removed-surface debris. When this 
occurs, gouging and burnishing of the sample surface will result. For this reason, the 
600-grit paper should be frequently replaced . It should be remembered that the damage 
from a scratch may extend from ten to as much as fifty times the depth produced by the 
abrasive grain. The average scratch depth produced during coarse- and fine-grinding 
operations is shown in Figure 3-120. 11 
E. ROUGH- POLISHING EQUIPMENT AND TECHNIQUES 
The results achieved in the final polishing operation are to a large extent determined 
by the techniques employed during the rough polishing step. A medium/ high-speed rough 
polisher (550 rpm/ 1l50 rpm) is satisfactory for this operation. 
Ideally, the rate of removal during polishing should follow a gradual, linear de-
crease . The best abrasives to be used to' approximate this curve are the oil-soluble 
diamond abrasive pastes. A well-graded (extra fine) abrasive is more effective when 
the polishing film is thin. Therefore, oil is a better lubricant because the adhesive 
force between the sample surface and the polishing cloth is greater, which means that the 
polishing film is thinner. It is normal to expect a sharp drop-off in the rate of removal 
when abrasives other than diamond are used for the rough- polishing operation, as noted 
in Figure 3-121.!! 
Diamond abrasives are well suited for rough polishing because of the constant high 
cutting- rate achieved by the use of the relatively fine 4-to- IO jJ.m particle size. This is 
caused by the tendency of the diamond particles to cut the material rather than to flow 
over it. The resulting surface has a high luster with few scratches. Abrasives other 
than diamond are frequently used, but the particle size has to be much larger to produce 
an equivalent removal rate and', of course, the damaged layer will be much deeper. 
Enough time must be spent on the rough polishing operation to remove all of the 
abrasive deformation . Diamond abrasives have only one criteria for use, a heavy hand . 
This will achieve the high removal rate desired in this operation. In order to reduce 
relief or "rounding" of the sample, it is important to use a cover (a napless cloth such 
as nylon) on the rotating wheel. The initial charging of the wheel is accomplished by 
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applying a one- quarter to three-quarter inch ribbcm of diamond paste to the surface of 
the wheel. This can be spread over the wheel by ~aubing with a clean fingertip. Care 
must be taken to see that the cloth used on the whe~ is taut during the operation to pre-
vent undercutting or "rounding" of the sample . T~ sample should be carefully cleaned 
after each step of progressively finer diamond paste, to prevent contamination of the 
finer abrasive wheels by the coarser particles. Longer times should be spent with the 
coarser diamond pastes, followed by progressively less time on each succeeding finer 
abrasive . This is done to reduce the relief effects . The final abrasive in the rough 
polishing operation should be chosen on the basis of the first abrasive to be used in the 
final polishing procedure. After completing the application of this final abrasive , dam-
aged layers will be present just as in the cross section of the specimen after th e fine -
grinding operation, but to a lesser degree . 
F. FINE- POLISHING EQUIPMENT AND TECHNIQUES 
The next operation in metallurgical sectioning of the semiconductor e lement is 
the final or fine-polishing operation. If this final polishing operation is properly com-
pleted, and if it is assumed that the rough- polishing operation was correctly done, the 
true microstructure will be present on the surface of the sample . If an insufficient 
amount of the surface has been removed, scratches will probably be evident. If any 
metals are present in the silicon cross section, then metal-flowing may cover the 
scratch, which may not become visible until after staining. These anomalies will be 
present to an even greater degree if any of the preceding operations were not properly 
performed. If any traces of the outlined anomalies are observed after staining, re-
peating the final polishing operation will usually remove them . 
From the many available abrasives for final polishing, two are most suitable for 
this step- chromium oxide and aluminum oxide . The aluminum oxide is available in 
several forms, the most useful of which is the 5-,um levigated form , the 1 . O- ,um and 
0 . 5-,um sizes in the a lpha form , and the gamma form in the O. 05- ,um s ize . The a lpha 
form has a hexagonal lattice structure, while the gamma form is cubic in nature. The 
hardness of the alumina lies just above 9 on the Moh scale, with the a lpha type being 
slightly harder than the gamma type . Chromium oxide is about 15 ,um in particle size 
and is frequently used as the initial polishing abrasive. A medium / high- speed fine 
polisher (550 rpm / U50 rpm) should be used for this polishing operation . 
At this point, it is well to point out a few guide lines concerning cleanliness. 
Caution must be exercised to prevent contamination of a finer grit operation wi th a 
coarser grit from a preceding operation . When proceeding from a coars er grit opera-
tion to a finer one , the sample must be thoroughly washed in filtered, deionized water , 
dried and examined for contamination. The sample should not proceed to the next 
operation without being completely free of foreign material. 
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Since napped cloths are most often used for final polishing, it is advisable to keep 
polishing times at a minimum. The compressibility of the nap allows conformation to the 
surface of the specimen, resulting in "rounding" of the specimen. This is to be expected, 
since the softer materials are polished away more rapidly than the harder materials. 
If sufficient relief is produced in the specimen, the depth of field in the microscope at 
high magnifications might be too shallow to provide adequate sharpness. Also, the 
distortion of the interfaces caused by the anomalous reflections can easily introduce 
serious interpretive errors. 
The mounting of the polishing cloth to the wheel and the subsequent preparation of 
the wheel are both very important. The cloth material, such as microcloth, should be 
tightly stretched to prevent wrinkling and "pile up" in front of the sample during polishing. 
To prevent stretching of the cloth after mounting, soak the cloth in water for a time before 
mounting to the wheel. After mounting the cloth, it should be charged with the appropriate 
polishing compound. Most of the alumina polishing compounds can be purchased with the 
abrasive already mixed into an aqueous suspension ready for use. However, chromium 
oxide, a dry powder, must be mixed with water prior to use. The optimum mixture, 
determined by experience, is 40 ml of the dry powder to 200 ml of filtered, distilled 
water. The powder and water mixture should be thoroughly agitated before being applied 
to the wheel. A good applicator is a polyethylene washing bottle. The wheel should first 
be wetted with deionized or filtered water before applying the polishing mixture. Set the 
polisher wheel into rotation at the appropriate speed and apply the mixture to the center 
of the wheel. Allow the cloth to be completely colored with the polishing compound be-
fore proceeding. Care should be used to avoid overcharging the wheel, because this 
does not improve the polish or the rate of removal and is unnecessarily messy. A good 
method for preventing overcharging is: after charging, stop the wheel and flush the 
cloth surface gently with water until the waste water is clear. The wheel is now ready 
for use. During its use, an occasional 4- ml to 5-ml application of the polishing mixture, 
followed by 4-to-5 ml of deionized or filtered water, will serve to keep the wheel charged 
and wet. A properly charged wheel should leave a hazy film on the surface of the speci-
men after a 5- to 10-second drying time . 
As in the earlier operations, particular care should be exercised in holding the 
sample correctly in order that rocking due to the friction between it and the wheel is 
minimized. Since most wheels rotate in a counterclockwise direction, the sample should 
be moved around the wheel surface in a clockwise direction. This polishes the surface 
from all directions and diminishes smearing, preferential polishing and rounding of the 
sample. In this manner, as illustrated in Figure 3- 122, the sample is rotated around the 
wheel with suffiCient hand pressure to keep in contact with the cloth. In the first stage 
of polishing, 3-to-4 pounds of hand pressure at a wheel speed of 550 rpm will produce 
rapid polishing. Two-to-four minutes of polishing under these conditions will normally 
result in a relatively smooth surface. 
3- V-15 
3-V-16 
L __ _ 
----- -- ._- --
Depending upon the rough polishing procedure, it may be desirable to start the 
fine polishing with 5-p.m alumina rather than the 15-p.m chromium oxide. When the 
finer compounds are being used, it will be necessary to progressively reduce the polish-
ing time and the pressure. It is usual to polish with the O. 05-,um alumina for less than a 
minute with light hand pressure to produce a flawless surface. An important step in 
maintaining the fine surface produced in polishing is the careful removal of the polishing 
residue from the sample surface. This is done most effectively with a cotton swab. The 
swab should first be held in a stream of clean, filtered, deionized water to soften the 
fibers. The sample is then held in a stream of deionized water and swabbed gently until 
clean. The surface can then be dried by carefully blowing it with clean, filtered air. 
The decreasing size of the active surface of the semiconductor and the control 
required to measure diffused junction depths to millionths of an inch have made perpen-
dicular sectioning almost obsolete as a method of evaluation. Difficult problems arise 
now in mounting and sectioning chips that are 0.040 inch square or less and have base 
widths of 20 microinches. Angle (taper) sectioning has been resorted to as a solution 
to these problems. For instance, a 5°-43' angle microsection produces an effective 
magnification of lOX. The maintenance of an exact angle is not as important as keeping 
the section flat across the sample surface. This is necessary for an accurate determina-
tion of the geometry of the sample. 
G. MATERIALS AND TECHNIQUES FOR JUNCTION DELINEATION IN SILICON 
1. General 
In much of semiconductor failure analysis work, it becomes necessary to 
delineate the junctions on the polished silicon sample. The treatment procedure is to 
place an aqueous staining solution (commonly referred to as an etch or stain) in contact 
with the polished surface containing the junction. The solution functions by making 
silicon dioxide (Si02) soluble; in the presence of the solution, silicon monoxide, SiO, 
is relatively insoluble. The solution includes an oxidizing agent which stains by select-
ively forming over the silicon surface a layer of silicon monoxide. 
The silicon monoxide forms mainly on the P-type material, giving it a 
darker appearance than the N-type material. This makes the demarcation between the 
two types of material clearly visible. It should be remembered that the P- N junction will 
appear as a contour. This is due to the fact that the higher concentration in P-type 
material will be more darkly colored. In some of the stains with higher total acid con-
tent, the N-type regions are more darkly colored, the lower the concentration. Thus, it 
can be seen that concentration gradients show up as a diffe rence in shading. 
Evidence indicates that the staining process in the P-type material involves 
an electrochemical oxidation and reduction reaction which proceeds more quickly in P-type 
material because of its greater free energy of reaction. In this type reaction, the elec-
trons given up by the P-type material must be balanced out by the flow of holes from the 
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N-type material. Since this is in the high-resistance direction for the junction, surface I 
leakage is the only path in which the current may flow. Also, surface leakage is en-
hanced by the mechanical polishing techniques previously described. This forms the 
basis for the most successful method of junction delineation. 
2. Materials 
Common silicon stains and their compositions are as follows: 
1) Dash Etch: 
• 3 parts by volume HN03 (Nitri,c Acid, 70 percent) 
• 1 part by volume HF (Hydrofluoric Acid, 49 percent) 
• 12 parts by volume HAc (Acetic Acid, Glacial, 99.7 
percent) 
2) 3-1 Stain: 
• 3 parts by volume HN03 (Nitric Acid, 70 percent) 
• 1 part by volume HF (Hydrofluoric Acid, 49 percent) 
• 10 parts by volume HAc (Acetic Acid, Glacial, 99.7 
percent) 
3) 10-1 Stain: 
• 
• 
• 
10 parts by volume HN03 (Nitric Acid, 70 percent) 
1 part by volume HF (Hydrofluoric Acid, 49 percent) 
7 parts by volume HAc (Acetic Acid, Glacial, 99. 7 
percent) 
4) 20-1 Stain: 
• 20 parts by volume HN03 (Nitric Acid, 70 percent) 
• 1 part by volume HF (Hydrofluoric Acid, 49 percent) 
5) 3-1 Stain with CuS04 Solution. The CUS04 solution consists 
of the following: 
• 
• 
• 
• 
10 ml of HF (Hydrofluoric Acid, 49 percent) 
200 g of CuS04 
1 liter of deionized water 
Add 4-to-6 drops of CUS04 solution to 10 ml of the 3-1 
stain solution. 
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3 . Techniques 
The techniques for using each of the previously listed stains are as follows: 
1) Dash etch. A drop of the solution is applied to the sample, 
which is then exposed to a strong microscope light for a 
period of time varying from 1 to 20 seconds. Very heavily 
doped regions will become visible after several seconds, and 
as time progresses, the more lightly doped regions will ap-
pear. On epitaxial devices, usually the color of the heavily 
doped substrate will range from brown to blue after 10-to-15 
seconds. This etch does not accentuate crystal flaws or de-
fects due to polishing. 
2) 3-1 Stain. Within 4-to-5 seconds after a drop of the solution 
has been applied to the sample, the junctions will appear. 
Lightly doped regions can be brought out by using a light to 
speed up the reaction. Normally, this stain will-if used for 
an extended period of time-define all the junctions in a sili-
con wafer. 
3) 10-1 stain. A drop of stain is placed on the sample and is 
immediately washed off as quickly as possible (within less 
than 1 second). This stain produces a fine line P- N junction 
but also greatly accentuates crystal damage or damages due 
to microsectioning. 
4) 20-1 stain. This stain delineates the emitter, collector and 
vapor-growth junctions in silicon devices. For best results, 
a cotton swab saturated with the staining solution should be 
rubbed against the polished surface. Within O. 5-to-1 second 
after application of the stain, all junctions should appear. 
Because defects are emphasized by this stain, the prepared 
surface must be scratch free when viewed under 100X verti-
cal illumination, if reproducible results are to be obtained. 
A semiconductor surface is attacked by the stain at a r ate 
which is dependent upon impurity type and concentration, 
crystallographic orientation and residual stresses produced 
either by polishing or during the fabrication of the device. 
This solution will attack an N-type material at a faster rate 
than it will the corresponding P-type material. The emitter 
and collector junctions will appear as abrupt changes in the 
height of the surface. These steps are the junction positions 
and changes in the impurity gradient. 
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5) 3- 1 stain with CuS04 solution . This stain can be used in 
place of the 3- 1 stain if the sample begins to show excessive 
staining burns (excessive material removal) before all of the 
junctions have been defined. Junction definition is enhanced 
by the deposition of metallic copper. Except for longer 
staining times, this stain is used in the same way as the 
standard 3- 1 solution . 
H . REFERENCES 
1. The AB Metal Digest, Vol. 11, No.2, "Polishing the Micro Section, 
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2 . Ibid. 
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SECTION VI 
THE THERMAL SCANNER 
A. GENERAL 
The thermal scanner or infrared microradiometer (Figure 3-123) measures the 
intensity of infrared radiation emitted from a heated object. The output of the thermal 
scanner can be related to a definite temperature by means of a calibration curve, pro-
vided the surface of the object has a uniform emissivity. To insure this uniform 
emissivity, the surface of the object is sprayed with a thin coat of flat black paint. 
Infrared radiation is collected from the subject area on the surface of the object 
by a reflecting microscope type objective. This subject spot varies from 0.001 inch 
to 0.0004 inch in diameter , depending on the power of the objective. The objective 
then focuses the radiation on an indium-antimonide photovoltaic infrared detector 
which is maintained at the temperature of liquid nitrogen. The detector is kept biased 
to zero volts for maximum sensitivity and optimum signal-to-noise ratio. As the 
intensity of the incident radiation increases, the voltage across the detector rises 
exponentially. Since this signal is in the low microvolt range, it is necessary to am-
plify it considerably. In order to simplify the amplification, an ac signal is obtained 
by placing a mechanical chopper between the objective and the detector. The signal 
is chopped at a frequency of 900 Hz. The chopper also provides a reference signal 
by means of a photo diode and a light source, which is used to demodulate the infrared 
signal after it is amplified. 
In order to properly align and focus on the heated object, it is necessary that a 
given point on the object be coincident on the detector and on the focusing screen. 
This is done by an eyepiece and mirror which can be moved into place between the 
detector and the objective. Light is also supplied along the same optical path by meanS 
of a vertical illuminator. When the instrument is scanning a subject, the mirror is 
moved aside to reduce the signal attenuation to a minimum. This improves the re-
peatability of the instrument as well. 
The object to be scanned is mounted in an appropriate holder which will allow 
it to be properly powered. The holder is then mounted on the substage of the thermal 
scanner, which also [unctions as the fOCUSing mechanism.. The stage can be driven 
continuously in the x-direction up to 0.270 inch and can be stepped in the y-direction 
in increments from 0.002 inch to 0.0001 inch. 
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B. C:i.P ABILITIES AND LIl\1IT ATIONS 
In general, the thermal scanner is used to measure surface temperatures on 
the microscopic level without making physical contact with the surface. Any device 
of reasonable size and shape with a flat surface, which can be heated or dissipates 
power. can be scanned by the thermal scanner. The main limitation of size is the 
fixed distance from the stage at its lowest position to the focal plane of the objective. 
This distance ranges [rom 1.5 inches to 2.0 inches, depending upon the objective in use. 
The thermal scanner can detect thermal gradients of O. 5° C at 60° C with relative 
ease. and can measure absolute temperature with an accuracy of ~ 1. O°C at 60°C. 
The thermal scanner has a geometrical resolution of down to 0.0002 inch with the 52X 
objecth'e, 
There are three types of data which can be obtained with the thermal scanner. 
The first and most rapidly obtainable data is a single profile or several profiles taken 
along some pOint of interest such as along an emitter finger or across several fingers 
in a transistor . A more complex form of data is the thermal contour map in which 
iSf)therms are drawn on an enlargement of the surface geometry of the device. This 
r<::yuires a series of scans to be taken across the entire device at given increments. 
The third fc)rm of data is the thermal rise and fall times of a device. This is the 
time required for the device to heat up to a given temperature and to cool off to room 
temperature . The only limitation is that this time constant be longer than the rise 
and fall time of the electronics of the scanner (about 10 ms). 
C. L'\'TEHPHETATION OF DATA 
Three factors are considered when interpreting data from the microradiometer; 
these factors are : 
1) The effect on temperature distribution, resulting from removal 
of the can from the device. 
2) The change in the heat dissipation characteristic of the device 
due to the presence of paint on the wafer. 
3) The thermal properties of the materials used in the device, i. e. , 
Si, Ge, Au, AI, etc. 
In interpr<::ti ng data from an instrument, accuracy must be borne in mind at all times. 
This is especially important with the infrared microradiometer. 
Consider the first data factor: the effect of removing the device's can. With 
the can removed. the thermal mass of the unit is reduced. The lower thermal mass 
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will allow more rapid changes in temperature on the unit . The reduced surface area 
for heat dissipation allows the unit to rise to a higher temperature for a given amount 
of power dissipation . Without the can , the wafer's ambient is no longer a trapped 
gas; instead, cooling by convection currents takes place. Therefore, it can be assumed 
that the unit would be cooler at a given power dissipation due to the direct convection 
cooling . However, at temperatures near the room ambient the convection currents 
would have only a slight effect. 
With respect to the second data factor, some studies have been made on large 
wafers used as the active element in power transistors, to determine the consequences 
of paint on the wafer. The paint had no appreciable effect on the absolute temperature 
or on the temperature distribution if the thickness of the paint was less than O. 003 
inch. The paint acted as a shield for the wafer , similar in effect to the shielding pre-
sented by the can. This reduced the effect of direct convection at higher temperatures. 
As an outcome of this study, it was found that a painted, decanned device acts very 
much like a canned device with respect to wafer temperature both at high- and near-
room temperature. 
The key to interpreting data from the infrared microradiometer is an LUlder-
standing of the third data factor, the thermal properties of the materials used in the 
devices, such as gold and silicon . Metals in the pure form. such as gold and aluminum, 
are relatively good heat conductors. Whenever a hot spot occurs in the vicinity of an 
evaporated lead or a contact area, the good thermal conductivity of the metal causes 
spreading of the thermal gradient over a relatively large area. The same phenomena 
is observed in semiconductor materials since they cannot support large temperature 
gradients within a sm.all area . Briefly , extremely small , isolated hot spots have not 
been detected with the microradiometer . For this reason , it is doubtful that they 
exist in a monolithic microcircuit. 
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SECTION VII 
OTHER ANALYSIS TECH IQUES 
A. ELECTRON MICROSCOPY 
1. General 
Electron microscopy has two definite applications in fa ilure analysis: 
• Extension of the range of physical inspection. 
• Chemical analysis of small particles. 
2. Physical Inspection 
The lower limit of resolution of any physical inspection system is deter-
mined by the wavelength of the radiation utilized to illuminate the specimen being 
examined. The Rayleigh 1/ limit of resolution can be expressed as: 
where 
z = 0 . 61 . n 
sin u 
AO = wavelength of electron in vacuum . 
n = index of refraction 
( 30) 
sin u = ratio of the effective lens radius to the square root of the sum of 
the squares of the effective lens radius and the object-to-lens 
distance. 
For an electrostatic lens system, the lower resolution limit can be ex-
pressed in terms of the accelerating potential. An elect.ron' s wavelength is related 
to its momentum by the De Broglie law: 
h 
P =-
A ( 31) 
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where p momentum 
h Planck's constant 
A. = wavelength of electron 
If the velocity v of the electron was acquired bv accelerating through a potential dif-
ference, V , then 
where 
or 
or 
where 
therefore 
or 
mv2 
= eV 2 
v =~ 2:V 
m mass 
e charge on electron 
p ~ m~ 2ev 
m 
h 
p 
h Planck's constant 
m mass of an electron 
e = charge on electron 
A. 
12 . 24x10 - 8 
{V 
Z 
7 . 47 
= 
~. sin u 
~ 2mev h A. 
6. 62 x 10- 34 J - s 
= 9 . 11 x 10- 31 kg 
1. 602 x 10- 19 C 
cm 
(32) 
(33) 
(3 4) 
(35) 
Hence even with moderate accelerating potentials, the wavelengths of el ectrons are 
within an order of magnitude of those of X- rays , or about 1/ 1000th of the wavelengths 
of visible light. 
Specimen preparation techniques for physical inspection usually are var-
iations of the two general techniques : 
• Preparation for direct transmission. 
• Preparation for replica inspection. 
3- VII-2 
l ______ _ 
- --- - - --l 
Direct transmission allows inspection of the specimen directly. The specimen must 
be thin enough to transmit electrons without excessive scatter (usually of the order of 
a few hundred angstroms) . Specimens are etched or lapped to the proper thickness. 
Replica inspection involves making copies of the surface and using these 
as specimens. The detailed instructions for replica preparation can be found in the 
literature . In general terms the procedure involves the following steps: 
• The surface to be studied is coated with a plastic material 
(usually nitrocellulose). 
• The plastic is dried in place and then peeled away from the 
surface. 
• The plastic is then placed on a specimen grid. 
• A thin layer of carbon is sputtered over the plastic surface. 
• This layer of carbon is then shadowed with platinum (this 
causes highlighting of the relief features) . 
• The plastic material is dissolved , leaving a thin carbon film. 
(This is usually done with amyl acetate.) 
When the preceding steps have been completed, the replica is ready for viewing. 
For an example of physical inspection made possible by electron micros-
copy. consider Figures 3- 124, 3- 125 and 3- 126. These illustrations were taken from a 
metallization study . The initial condition of an aluminum stripe is shown in Figure 124. 
The effects of high-current density (> 1. 0 x 106 amperes/ cm2) and high tem.peratures 
(~150° C) are shown in Figure 3-125 . Note the conglomeration of metal into regions 
of enhanced thickness . T he effects of high temperature gradients and chemical cor-
r osion of thin aluminum stripes are shown in Figure 3-126 , which typifies stress 
corrosion of thin ("-' 30 - to-70 microinches) stripes of aluminum over silicon dioxide. 
3 . Chemical Analysis of Small Particl es 
a. General 
One of the mor e troublesome problems of failure analysis is the 
identification of small particles in regard to their chemical content. Electron dif-
fraction techniques are now being ut ilized to perform these analyses. 
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Figure 3-124. Electron Micrograph of Aluminum Stripe before Stressing 
3-VIl-4 
----- --- --- - --- - ----- --- - --- --- - -
-1 
\ 
\ 
\ 
r 
I 
! 
I 
I 
r 
Figure 3-125. Electron Micrograph of Aluminum Stripe After Subjection to 
High-Current Density and High Temperature 
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Figure ~-12(j. Electron Micrograph of Aluminum Stripe After Subjection to 
High-Temperature Gradients and Chemical Corrosion 
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b. Electron Diffraction 
Bragg refleclion~/ fs an important and characteristic feature of wave 
propagation in periodic structures . Bragg reflection occurs also for electron waves 
in crystals . The observations o( Davisson and Germer~/ on the wave nature of the 
electron were observations of the Bragg reflection of an electron beam from the crysta l 
surface. 
\V. L . Bragg found that one could account [or the position of the 
diffracted beams produced by a crystal in an X-ray beam by a simple model which 
assumes that X-rays are reflected specularly from the various planes o[ atoms in thc 
crystal. The diffracted beams are found only for special situations in which the re-
flections from parallel planes of atoms interfere constructively . 
Consider in the crystal a series o[ atomic planes which are consi-
dercd to be partly reflecting for radiation of wavelength A, and \Vhich are spaced 
equal distances d apart,as in Figure 3- 127 . The path difference for rays reflected 
from adjacent planes is 2d sin B. Reinforcement of the radiation reflected from 
successive planes will occur when the path difference is an integral number n of wavc-
lengths. The condition for constructive reflecUon is: 
2d sin B = nA ( 3G) 
where 
B = angle of incidence 
This is the Bragg law. 
c . Application o~}~:..!.~ctron Diffraction 
The illustration shown in Figure 3-128 is a typical diffraction pattern 
produced by passing an electron beam through a small sample . This particular 
pattern was produced by an aluminum stand;ud . By utilizing a standard whose plane 
spacings are accu:rately known . one can calibrate subsequent patterns. Consider the 
Bragg law: 
r1o-\ = 2d sin e (3G) 
The terms to the left are dependent only upon the electron beam energy. The terms 
to the right are dependent upon the sample . Thu :3 onc can write: 
2dA1 2 2 
Y + X Al 
X 
un 
= 2d 2 2 
un X 
y + un (37) 
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where 
Since 
or 
then 
d SIN () 
SIN () 
Figure 3- 127. Model of Crystal Planes, an Illustration 
of Electron Diffraction Effect 
X A1 == Spacing of rings on film used during aluminum diffraction 
Xun == Spacing of rings on film used during unknown diffraction 
un == Unknown 
y == Specimen-to - film plane spacing 
dAl = Atomic plane spacmg in Al sample 
dun = Atomic plane spacing in Al unknown sample 
y» XA1 and y» Xun 
d == 
un 
X
AI 
X 
un 
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Figure 3-128. Electron Diffraction Pattern of Aluminum 
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Hence 
d K 
x 
un 
( 38) 
un 
where 
K = constant = X Al d Al 
A photomicrograph of an irregularly shaped growth from the metal-
lization stripe of the subject is shown in Figure 3-129. The subject was replicated 
by the electron micrographic techniques previously described. The electron micro-
graph and the electron diffraction pattern obtained from this subject are shown in 
Figure 3- 130. It was necessary to ensure that the crystalline structure under study 
was actually adhering to the replica. This was done by making a photomicrograph of 
the subject before and then after the replica was completed and stripped . This repli-
ca was placed in t,he electron microscope, and the crystal was located on the replica 
by use of the visual viewing screen . See Figure 3-131. 
After orienting the replica properly, the electron microscope was 
placed in the diffraction mode (150 kV diffraction) and the pattern was obtained as 
illustrated in the upper right hand corner of Figure 3-130. I\Y comparing the unknown 
pattern with the pattern of known elements as indicated in the t\STM X-ray powder 
pattern file ,!/ the unknown element or compound was identified. The standard selected 
for this comparison was molybdenum nitride (M02 N). In the following tabulation, 
which is a comparison between the atomic-plane spacing ratio of the standard and that 
observed in the replica, it should be noted that the unkno",m compound is most certainly 
molybdenum nitride, due to its close agreement with the standard: 
Standard Observed 
2 . 410 2.40 
2.088 2.09 
1. 476 1. 47 
1. 259 1. 24 
1.206 1. 20 
1. 0441 1. 04 
0.9582 0.953 
0.9338 0.930 
0. 8527 0.855 
0.8040 0.800 
The application of electron microscopy to failure analysis is in the early stages of 
development. As new techniques are perfected, this most useful tool will burgeon 
into an invaluable asset to the failure analyst. 
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Figure 3-129. Electron Micrograph of Irregular Growth on Stripe of Device 
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ELECTRON MICROGRAPH OF 
IRREGULAR GROWTH AND ELEC-
TRON DIFFRACTION PATTERN 
Figure 3-130. Electron Micrograph of Irregular Growth and 
Electron Diffraction Pattern 
3-VII-12 
• 
, 
• 
-,-
I 
", 
. '1. ' 
.......~- .. -
, 
, 
,-
. . 
Figure 3-131. Electron Micrograph of Irregular Growth 
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B. ELECTRON MICROPROBE 
1 . General 
The electron microprobe is used to obtain a chemical-element analysis 
of a microscopic area. The analysis of an area of interest is performed in the follow-
ing manner: 
1) Area s of interest are identified by means of a microscope. 
2) An electron beam directed to an area that is to be analyzed , 
produces X-rays due to the electron bombardment. 
3) The X-ray wavelengths are separated by an analyzing-
crystal (each chemical elel11_ent produces it s own characteristic 
X-ray spectrum). 
4) The now-separated X- rays are detected by flow-proportional 
counters , as voltage pulses. 
5) The pulses are counted and read out as digital or analog data . 
(The pulse-count rate is proportional to the X-ray intensity and 
thus is proportional to elemental concentration . ) 
More detailed descriptions are presented in the literature. 5, G/ 
The digital output of an analyzing channel of the microprobe's electronics 
i s subject to statistical deviation to the same relative degree as any other counting 
technique. Since the microprobe produces very large count rates , the standard de -
viation is actually about three times as great as would be expected from ideal statistics . 
For example , deviation occurs because the sensitivity of the equipment is degraded 
by the high background counts . And the background counts for a given element will 
change with relative variations in the composition of the sample. Furthermore, 
measurements of very low concentrations require very long counting times, which 
are not practical because the electron- beam current drifts . Thus , for measurements 
of an area of very low chemical-element concentration , pure substrate material is 
essential if the background count is to be at a tolerably low level. The statistical 
errors are evaluated for each quantitative analysis , and generally they are ± 3 percent 
a t the 95 - percent confidence level. 
2 . Sample Preparation 
Samples must be solid and stable in a vacuum. They must have reasonably 
high melting points (> 1000 C) . Almost any standard mounting material can be used , 
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but nonconductive material must have a thin carbon layer applied across the surface 
to allow a path for discharging. If analysis for light elements (atomic numbers 5 
through 13 is required, the carbon coating should be deleted, because it would absorb 
1 the emergent X-rays. As a replacement for the carbon , a coating of conductive mount-
. ing material should be applied to provide a discharge path. 
If the analysis requires microsectioning of the sample, it should be metal-
lurgically polished down to O. 25-p.m polishing sizes. (Refer to Section V in this 
r volume for a description of metallurgical sectioning of the semiconductor element. ) 
Rounding of edges and relief of structures should be kept to a minimum since surface 
relief may distort the relative accuracy of the microprobe's data output. 
The types of analysis that the electron microprobe performs , the time 
j required for each type of analysis, and the limitations of the instrument are shown 
in Table 3-1. 
3. Examples of Electron Microprobe Chemical Element Analysis 
Two examples of the use of the electron microprobe to perform chemical-
element analysis as an aid in determining why a monolithic microcircuit device failed 
will be presented here. 
A photograph of a device that was undergoing failure analysis is shown in 
Figure 3-132. The microprobe was used to obtain a chemical-=element analysis of 
I the previously identified area of interest. A photograph of the resulting current (electron beam) display is shown in Figure 3-133. From this analyst it was deter-
I 
mined that the area had been contaminated by a compound of chlorine. The. qu~lita~ive 
electronic display shown in Figure 3-134 reveals the extent of the surface dIstnbutIOn 
of the chlorine contaminant. No other heavy elements were found. The device was not 
tested for the possible presence of "light" elements. Examination of the microprobe 
test data and the device led to the conclusion that a compound of chlorine had entered 
the device through a leak in the package and had caused a galvanic reaction that resulted 
in device failure. 
The second example of meaningful results that may be obtained from a 
microprobe study is shown in Figure 3-135. The photograph shows the location of 
a particle of foreign material that previously had been identified as the cause of the 
device's failure. When the microprobe was used to analyze the area containing the 
foreign particle, the foreign material was found to have a high copper content. The 
surface distribution of the copper is shown in Figure 3-136. 
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Table 3-1. Chemical-Element Analytical Capabilities of the Electron Probe Microanalyzer 
Surface of Area Being Analyzed Conditions Required for Data Readout 
Type of Analysis Range -of-Size Limitations Element to be DeLected Minimum Detectable Approximate Counting 
to Be Performed of Area Imposed by General Atom iC-Number Concentration Time Required for 
Detection (I'm) Equipment Classificat ion Range (ppm) (Hours) 
Qualitative analysis 0. 1 to 200. a Useful data input Heavy elements 13 to 90 > 500 2 to 3 
o f area being arises only from 
investigated surrounding material Lighter elements 11 Lo L2 > 1,000 1 
and material 
less than 2 I'm Lightest elements 5 to La > 10 , 000 4 
beneath surface 
Quick homogeneity 1. a to 200. a If very low Heavy e lements 13 Lo 90 > 1 , 000 1 
check Va rious areas of concentrations are 
surface are randomly analyzed, background > 500 2 
counts must be 
sampled 
taken from a > 100 6 to 8 
pure substrate 
Quantitative Surface must be Heavy elements 13 to 90 > L, OOO 2 
analysis of > 5 . a (diameter) polished (0. 25-l'm > 500 3 
area 
< 5. a (depth) 
diamond) and flat > 100 8 
Quantitative ana ly sis 5.0 I'm by 2 mm Surface must be Heavy e lements 13 to 90 > 1 ,000 2 hours , plus 
at points along mechanical scan polished flat 3 (1 0)-3 hour/ I'm 
a line , of scan 
Qualitative electronic 300 by 300 Gives electronic Heavy e lements 13 Lo 90 > 1 ,000 1 
display picture of surface, 
which relates to 
atom ic number 
being scanned 
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Figure 3-133. Microprobe Sample Current Display of Area with Lead Decomposition 
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Figure 3-134. Microprobe Display of Chlorine Surface Distribution at Area 
with Lead Decomposition 
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Figure 3- 135. Monolithic Microcircuit with Particle of Foreign Material 
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Figure 3-136. Microprobe Display of Copper Surface-Distribution at 
Area with Foreign Material Particle 
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to detect nonobserved defects . 
Direct-current parameters 
Direct- current parameters of linear 
devices 
Distorted output of an ac linear 
circuit 
Dynamic base resistance, measure-
ment of 
Dynamic collector resistance, 
measurement of . 
Dynamic emitter resistance, measure-
ment of 
Electrical overstress due to; 
Evaporated lead melted open. 
Flash-across short 
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Eutectic formation . . . . . . . . 
Evacuation of air from surface of 
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Evaluation of monolithic microcircuit 
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scratch . . . . . . . . . 
Evapororated leads . . . . . 
Evaporated leads , peeling of . 
Examples of: 
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Direct-current circuit failure analy-
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External terminals . . . . . 
External-terminal problems : 
Terminals shorted to case 
Terminals shorted to die . 
Terminals shorted to each other. 
Failure analysis of: 
ac parameters . 
ac circuits 
dc circuits 
Failure information: 
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Nonverified failures . . . 
Parameter test equipment 
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How to: 
Evaluate after opening the package. 
Evaluate prior to opening the 
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Interpret thermal-scanner data . . 
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of the semiconductor element 
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Flat packs 
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Improper diffusion, a sample electrica 1 
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Improper lead-wire routing . . . . 
In-line packages . . . . . . . . . 
Input-output impedance , failure analysis 
of ac parameter to determine non-
observed defect. . . . . . . . . . 
Inversion , a sample electrical problem 
illustrating techniques of evaluation . 
Isolation and threshold tests, equip-
ment required 
Junction delineation in silicon, mater-
ials and techniques for. .... 
KMER defect ..... . 
Knife or sharp-edged instrument . 
Lead wire, improper routing of 
Linear circuits. . . . . . . . 
Linear devices. . . . . . . . 
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Alternating-current parameters 
Current gain. . . . . . 
Digital devices. . . . . . . 
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Dynamic collector resistance 
Dynamic emitter resistance. 
Infrared radiation 
Linear devices 
Pin-to-pin 
Resistance . . 
Mechanical evaluation of package: 
Hermeticity. . . . . 
Radiographic analysis 
Visual . . . . . . . 
Mechanical overstress resulting in 
broken die .......... . 
Metallization removal , equipment for. 
Metallization-silicon eutectic forma-
tion . . . . . . . . . . . . . . 
Metallurgical sectioning of the semi-
conductor element. . 
Micromilling machine. 
Microprobe, electron. 
Microscopy, electron. 
Monolithic microcircuit, evaluation of 
prior to opening the package . . . . 
Nonobserved defects 
N onverified failures 
Observed problem., correlation with 
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evaluation . . . . . . . . . . 
Open circuit due to chipped circuit 
Open circuit problem in a digital 
circuit. . . . . . . . . . . . 
Open circuit , visual verification of. 
Open lead due to scratch . . . . . 
Open lead melted by electrical over-
stress. . . . . ....... . 
Open leads , patching of . . . . . . 
Open stitch bond, sample electrical 
problem illustrating techniques of 
evaluation . . . . 
Opening the package 
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Oxide in windows , a sample electrical 
problem illustrating techniques of 
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Flat-pack type 
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Pin-to-pin measurements: 
Digital Devices . . . 
Linear Devices . . . 
Probing , equipment for. 
Problems detected by visual inspection. 
Process problems . . . 
Problems , examples of: 
Connecting wires . . 
Electrical overstress 
Evaporated leads . 
External terminals 
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Improper diffuSion 
Inversion 
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Problems, examples of: (continued) 
Oxide in windows . . 
Process. . . . . . 
Short (flash-across). 
Terminals (external) 
Radiographic analysis . 
Reagent residue , chemical reaction with 
evaporated leads. . . . . . . . . 
Removal of leads , equipment for . . 
Removal of metallization to facilitate 
electrical evaluation 
Resistance: 
Dynamic base 
Dynamic collector 
Dynamic emitter . 
Linear 
Resistor-capacitor transistor logic 
Review of available failure information 
Rough-polishing equipment and tech-
niques 
Sanding 
Scanner , thermal . . . . . . 
Scratch , resulting in open lead 
Sectioning, metallurgical 
Selective and complete lead removal 
equipment for electrical evaluation 
Semiconductor element , metallurgical 
sectioning of: 
Coarse-grinding equipment and 
techniques . . . . . . . . . 
Encapsulation material and techniques. 
Fine-grinding eqUipment and tech-
niques ......... . 
Fine-polishing equipment . . . . 
Junction delineation in silicon , mate-
rials and techniques for . . . 
Rough-polishing equipment and 
techniques . . . . . . . . . 
Separation of bond from evaporated lead . 
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Shorted external terminals. . . .. 3-IV -14 
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circuit . . . . . . . . . . . . . 3-IV -33 
Smeared evaporated lead pattern . . 3-IV-7 
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nique . . ...... .. .... . 3-V-2 
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Surface cleanliness , required for en-
capsulation. . . . . . . . . . . . 
Surface recombination effect on tran-
sistor gain , failure analysis of ac 
parameter to determine nonobserved 
defect ............. . 
Temperature cycle 
:!emperature cycling equipment used 
for electrical evaluation 
Thermal scanner. . . . . . . . . 
TO-5 packages ......... . 
Threshold test, equipment required. 
Transistor operation in ac circuit 
analysis of a linear circuit. 
Transistor-transistor logic . 
Thermal scanner: 
Capabilities and limitations 
Description . . . . . 
Interpretation of data. . . 
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